

UNIVERSITY OF CALIFORNIA AT BERKELEY
College of Engineering
Department of Electrical Engineering and Computer Sciences

Discussion Notes #6

EE 105
Prof. Wu

Spring 2007

Cascodes & Current Mirrors

Cascodes are useful for providing a high output impedance current source. Current mirrors are generally used to copy a reference current (which consists of complex circuits that take up a large area of an IC) to other elements in the circuit.

Let's look at an example circuit that uses cascodes and current mirrors. Here, we want to make a MOS transconductance amplifier with the following specifications:

$$\begin{aligned}G_m &= 1 \text{ mS} \\R_{out} &> 10 \text{ M}\Omega \\R_{in} &\rightarrow \infty\end{aligned}$$

The output is a capacitive load (i.e. other MOSFETs)

We also have the following specifications for the circuit:

$$\begin{aligned}V_{DD} &= 5 \text{ V} \\ \text{The circuit is made with a } 2.0 \text{ }\mu\text{m CMOS process (means that } L &= 2 \text{ }\mu\text{m)} \\ \text{All transistors are biased at } 100 \text{ }\mu\text{A} \\ \lambda_n &= 0.05 \text{ V}^{-1} \text{ and } \lambda_p = 0.02 \text{ V}^{-1} \\ V_{Tn} &= 1 \text{ V and } V_{Tp} = -1 \text{ V} \\ \mu_n C_{ox} &= 50 \text{ }\mu\text{A/V}^2 \text{ and } \mu_p C_{ox} = 25 \text{ }\mu\text{A/V}^2\end{aligned}$$

We want to design a circuit architecture to meet this specification, as well as solve for the device dimensions and bias voltages.

Based on these specifications, the output resistance of a single transistor is given by:

$$\begin{aligned}r_o &= \frac{1}{\lambda I_D} = (1 \text{ V}) / [(0.05 \text{ V}^{-1})(100 \text{ }\mu\text{A})] \\ &= 200 \text{ k}\Omega\end{aligned}$$

Thus, the output resistance of a single transistor is too small to satisfy our requirements. To increase the output resistance, let's use a cascode amplifier (Fig. 1).




Fig. 1: Cascode amplifier

The transconductance of the cascode amplifier is given by:

$$G_m = g_{m1} = \sqrt{2 \left(\frac{W}{L} \right)_1 \mu_n C_{ox} I_D} \quad (1)$$

Plug in the given and known values into Eq. 1 ($G_M = 1 \text{ mS}$, $L = 2 \text{ } \mu\text{m}$, $\mu_n C_{ox} = 50 \text{ } \mu\text{A/V}^2$, and $I_D = 100 \text{ } \mu\text{A}$) and you result in $W_1 = 200 \text{ } \mu\text{m}$.

The output resistance of the cascode is given by:

$$R_{out,cascode} \approx g_{m2} r_{o1} r_{o2}$$

In addition, we want the R_{out} of the entire amplifier circuit to be $10 \text{ M}\Omega$ or greater. The total R_{out} is given by:

$$R_{out,total} = R_{out,supply} || R_{out,cascode}$$

where $R_{out,supply}$ is the output resistance of the current source of the cascode amplifier. Let's assume that $R_{out,supply} = R_{out,cascode}$, so the output resistance of each must be $20 \text{ M}\Omega$ or more to meet the design specification. Knowing that $R_{out,cascode} = 20 \text{ M}\Omega$, we can solve for g_{m2} and W_2 :

$$R_{out,cascode} = 20 \text{ M}\Omega \approx g_{m2} r_{o2} r_{o1}$$

$$g_{m2} = 20 \text{ M}\Omega / [(200 \text{ k}\Omega) (200 \text{ k}\Omega)] = 0.5 \text{ mS}$$

$$\left(\frac{W}{L} \right)_2 = \frac{g_{m2}}{2 \mu_n C_{ox} I_D} \rightarrow W_2 = 50 \text{ } \mu\text{m}$$

We still need to have a large $R_{out, supply}$. We can achieve this with a PMOS cascode (Fig. 2). What gate voltages are needed for this circuit? We are constrained by the PMOS saturation condition: $V_{SD} > V_{SG} + V_{Tp}$. Let's pick $V_{SG} = 1.5$ V. The choice of V_{SG} is semi-arbitrary, but a smaller V_{SG} would mean that W/L would have to increase in order to keep I_D at $100 \mu\text{A}$. Our choice of $V_{SG} = 1.5$ V means that $V_{G4} = 5 \text{ V} - 1.5 \text{ V} = 3.5$ V. Let's also assume that $V_{SG} = V_{SD}$ (the reason will become clear later as we create the circuit to provide the gate biases), so that $V_{S3} = 3.5$ V, $V_{G3} = 2.0$ V, and $V_{D3} = 2.0$ V.




Fig. 2: NMOS cascode with PMOS cascode as a current load

Now, let's solve for widths of M3 and M4:

$$I_{D4} = I_{D3} = \frac{1}{2} \mu_p C_{ox} \left(\frac{W}{L} \right)_4 (V_{SG} + V_{Tp})^2$$

$$W_4 = W_3 = 64 \mu\text{m}$$

We have to check to make sure the output resistance of the PMOS cascode is greater than $20 \text{ M}\Omega$:

$$r_{03} = r_{04} = \frac{1}{\lambda_p I_D} = 500 \text{ k}\Omega$$

$$g_{m3} = \sqrt{2 \left(\frac{W}{L} \right)_3 \mu_p C_{ox} I_D} = 0.4 \text{ mS}$$

$$R_{out, supply} \approx g_{m3} r_{03} r_{04} = 100 \text{ M}\Omega$$

We still need to create the bias voltages for V_{G4} , V_{G3} , and V_{G2} . We can do this with diode-connected MOSFETs (Fig. 3).




Fig. 3: Bias circuit for cascode amplifier

Let's make M_{4B} and M_{3B} have the same sizes as transistors M_4 and M_3 . This matches the currents flowing through the transistors, and simplifies the design. Similarly, we want M_{2B} and M_2 to have the same V_{DS} , so we make these transistors the same size as well. Now we can solve for the value of V_{GS2} :

$$V_{GS2} = V_{GS2B} = V_{Tn} + \sqrt{\frac{2I_{REF}}{\left(\frac{W}{L}\right)_2 \mu_n C_{ox}}} = 1.4 \text{ V}$$

The completed circuit architecture is shown in Figure 4. We still need to solve for V_{BIAS} by using the saturation current equation:

$$V_{BIAS} = V_{Tn} + \sqrt{\frac{2I_{REF}}{\left(\frac{W}{L}\right)_1 \mu_n C_{ox}}} = 1.2 \text{ V}$$

We still have that $V_{DS1} > V_{BIAS} - V_{Tn}$, so M_1 is in saturation.

