

## Lecture 15

### OUTLINE

- MOSFET structure & operation (qualitative)
- Review of electrostatics
- The (N)MOS capacitor
  - Electrostatics
  - Charge vs. voltage characteristic
- Reading: Chapter 6.1-6.2.1


EE105 Spring 2008

Lecture 15, Slide 1

Prof. Wu, UC Berkeley


## The MOSFET

**Metal-Oxide-Semiconductor Field-Effect Transistor:**



- Current flowing through the **channel** between the **source** and **drain** is controlled by the **gate** voltage.

- “N-channel” & “P-channel” MOSFETs operate in a complementary manner  
 “CMOS” = Complementary MOS




EE105 Spring 2008

Lecture 15, Slide 2

Prof. Wu, UC Berkeley

## N-Channel MOSFET Structure



- The conventional gate material is heavily doped polycrystalline silicon (referred to as “polysilicon” or “poly-Si” or “poly”)
  - Note that the gate is usually doped the same type as the source/drain, i.e. the gate and the substrate are of opposite types.
- The conventional gate insulator material is SiO<sub>2</sub>.
- To minimize current flow between the substrate (or “body”) and the source/drain regions, the p-type substrate is grounded.

EE105 Spring 2008

Lecture 15, Slide 3

Prof. Wu, UC Berkeley

## Review: Charge in a Semiconductor

- Negative charges:
  - Conduction electrons (density =  $n$ )
  - Ionized acceptor atoms (density =  $N_A$ )
- Positive charges:
  - Holes (density =  $p$ )
  - Ionized donor atoms (density =  $N_D$ )
- The **net charge density** [C/cm<sup>3</sup>] in a semiconductor is

$$\rho = q(p - n + N_D - N_A)$$

- Note that  $p$ ,  $n$ ,  $N_D$ , and  $N_A$  each can vary with position.
- The mobile carrier concentrations ( $n$  and  $p$ ) in the channel of a MOSFET can be modulated by an electric field via  $V_G$ .


EE105 Spring 2008

Lecture 15, Slide 4

Prof. Wu, UC Berkeley

### Channel Formation (Qualitative)


- As the gate voltage ( $V_G$ ) is increased, holes are repelled away from the substrate surface.
  - The surface is depleted of mobile carriers. The charge density within the **depletion region** is determined by the dopant ion density.
- As  $V_G$  increases above the **threshold voltage  $V_{TH}$** , a layer of conduction electrons forms at the substrate surface.
  - For  $V_G > V_{TH}$ ,  $n > N_A$  at the surface.
  - The surface region is "inverted" to be n-type.




The electron **inversion layer** serves as a resistive path (**channel**) for current to flow between the heavily doped (i.e. highly conductive) **source** and **drain** regions.

### Voltage-Dependent Resistor

- In the ON state, the MOSFET channel can be viewed as a resistor.




- Since the mobile charge density within the channel depends on the gate voltage, the channel resistance is voltage-dependent.




### Channel Length & Width Dependence

- Shorter channel length and wider channel width each yield lower channel resistance, hence larger drain current.
  - Increasing  $W$  also increases the gate capacitance, however, which limits circuit operating speed (frequency).



### Comparison: BJT vs. MOSFET


- In a BJT, current ( $I_C$ ) is limited by diffusion of carriers from the emitter to the collector.
  - $I_C$  increases exponentially with input voltage ( $V_{BE}$ ), because the **carrier concentration gradient in the base** is proportional to  $e^{V_{BE}/V_T}$
- In a MOSFET, current ( $I_D$ ) is limited by drift of carriers from the source to the drain.
  - $I_D$  increases ~linearly with input voltage ( $V_G$ ), because the **carrier concentration in the channel** is proportional to  $(V_G - V_{TH})$



*In order to understand how MOSFET design parameters affect MOSFET performance, we first need to understand how a MOS capacitor works...*

### MOS Capacitor

- A metal-oxide-semiconductor structure can be considered as a parallel-plate capacitor, with the top plate being the positive plate, the gate insulator being the dielectric, and the p-type semiconductor substrate being the negative plate.



- The negative charges in the semiconductor (for  $V_G > 0$ ) are comprised of conduction electrons and/or acceptor ions.

In order to understand how the potential and charge distributions within the Si depend on  $V_G$ , we need to be familiar with electrostatics...

### Gauss' Law

$$\nabla \cdot E = \frac{\rho}{\epsilon}$$

$\rho$  is the net charge density  
 $\epsilon$  is the dielectric permittivity

→ If the magnitude of electric field changes, there must be charge!

- In a charge-free region, the electric field must be constant.

- Gauss' Law equivalently says that if there is a net electric field leaving a region, there must be positive charge in that region:

$$\iiint_V \nabla \cdot E \, dV = \iint_S E \cdot dS$$

$$\iiint_V \frac{\rho}{\epsilon} \, dV = \iint_S E \cdot dS = \frac{Q}{\epsilon}$$

The integral of the electric field over a closed surface is proportional to the charge within the enclosed volume


### Gauss' Law in 1-D

$$\nabla \cdot E = \frac{dE}{dx} = \frac{\rho}{\epsilon}$$

$$dE = \frac{\rho}{\epsilon} dx$$

$$E(x) = E(x_0) + \int_{x_0}^x \frac{\rho(x')}{\epsilon} dx'$$

- Consider a pulse charge distribution:




### Electrostatic Potential

- The electric field (force) is related to the potential (energy):

$$E = -\frac{dV}{dx} \Rightarrow \frac{d^2V(x)}{dx^2} = -\frac{\rho(x)}{\epsilon}$$


- Note that an electron ( $-q$  charge) drifts in the direction of increasing potential:

$$F_e = -qE = -q \frac{dV}{dx}$$



### Boundary Conditions

- **Electrostatic potential must be a continuous function.** Otherwise, the electric field (force) would be infinite.
- Electric field does not have to be continuous, however. Consider an interface between two materials:



**Discontinuity in electric displacement  $\epsilon E \rightarrow$  charge density at interface!**

EE105 Spring 2008

Lecture 15, Slide 13

Prof. Wu, UC Berkeley

### MOS Capacitor Electrostatics

- **Gate electrode:**
  - Since  $E(x) = 0$  in a metallic material,  $V(x)$  is constant.
- **Gate-electrode/gate-insulator interface:**
  - The gate charge is located at this interface.
  - $E(x)$  changes to a non-zero value inside the gate insulator.
- **Gate insulator:**
  - Ideally, there are no charges within the gate insulator.
  - $E(x)$  is constant, and  $V(x)$  is linear.
- **Gate-insulator/semiconductor interface:**
  - Since the dielectric permittivity of  $\text{SiO}_2$  is lower than that of Si,  $E(x)$  is larger in the gate insulator than in the Si.
- **Semiconductor:**
  - If  $\rho(x)$  is constant (non-zero), then  $V(x)$  is quadratic.


EE105 Spring 2008

Lecture 15, Slide 14

Prof. Wu, UC Berkeley

### MOS Capacitor: $V_{GB} = 0$

- If the gate and substrate materials are not the same (typically the case), there is a built-in potential ( $\sim 1V$  across the gate insulator).
  - Positive charge is located at the gate interface, and negative charge in the Si.
  - The substrate surface region is depleted of holes, down to a depth  $X_{do}$ .




EE105 Spring 2008

Lecture 15, Slide 15

Prof. Wu, UC Berkeley

### Flatband Voltage, $V_{FB}$

- The built-in potential can be "cancelled out" by applying a gate voltage that is equal in magnitude (but of the opposite polarity) as the built-in potential. This gate voltage is called the **flatband voltage** because the resulting potential profile is flat.




EE105 Spring 2008

Lecture 15, Slide 16

Prof. Wu, UC Berkeley

### Voltage Drops across a MOS Capacitor



- If we know the total charge within the semiconductor ( $Q'_s$ ), we can find the electric field within the gate insulator ( $E_{ox}$ ) and hence the voltage drop across the gate insulator ( $V_{ox}$ ):
 
$$\oint E \cdot dS = E_{ox} A = \frac{-Q'_s}{\epsilon_{ox}} \quad V_{ox} = E_{ox} t_{ox} = \left( \frac{-Q'_s}{A \epsilon_{ox}} \right) t_{ox} = \frac{-Q_s}{C_{ox}}$$
 where  $Q_s$  is the areal charge density in the semiconductor [C/cm<sup>2</sup>] and  $C_{ox} \equiv \epsilon_{ox}/t_{ox}$  is the areal gate capacitance [F/cm<sup>2</sup>]


EE105 Spring 2008

Lecture 15, Slide 17

Prof. Wu, UC Berkeley

### $V_{GB} < V_{FB}$ (Accumulation)

- If a gate voltage more negative than  $V_{FB}$  is applied, then holes will accumulate at the gate-insulator/semiconductor interface.




EE105 Spring 2008

Lecture 15, Slide 18

Prof. Wu, UC Berkeley

### $V_{FB} < V_{GB} < V_{TH}$ (Depletion)

- If the applied gate voltage is greater than  $V_{FB}$ , then the semiconductor surface will be depleted of holes.
  - If the applied gate voltage is less than  $V_{TH}$ , the concentration of conduction electrons at the surface is smaller than  $N_A \rightarrow \rho(x) \equiv -qN_A(x)$




EE105 Spring 2008

Lecture 15, Slide 19

Prof. Wu, UC Berkeley

### $V_{GB} > V_{TH}$ (Inversion)

- If the applied gate voltage is greater than  $V_{TH}$ , then  $n > N_A$  at the semiconductor surface.
  - At  $V_{GB} = V_{TH}$ , the total potential dropped in the Si is  $2\phi_B$  where  $\phi_B = V_T \ln\left(\frac{N_A}{n_i}\right)$



EE105 Spring 2008

Lecture 15, Slide 20

Prof. Wu, UC Berkeley

### Maximum Depletion Depth, $X_{d,max}$

- As  $V_{GB}$  is increased above  $V_{TH}$ ,  $V_S$  and hence the depth of the depletion region ( $X_d$ ) increases very slowly.
  - This is because  $n$  increases exponentially with  $V_S$ , whereas  $X_d$  increases with the square root of  $V_S$ . Thus, most of the incremental negative charge in the semiconductor comes from additional conduction electrons rather than additional ionized acceptor atoms, when  $n$  exceeds  $N_A$ .

→  $X_d$  can be reasonably approximated to reach a maximum value ( $X_{d,max}$ ) for  $V_{GB} \geq V_{TH}$ .


- $Q_{dep}$  thus reaches a maximum of  $Q_{dep,max}$  at  $V_{GB} = V_{TH}$ .
- If we assume that only the inversion-layer charge increases with increasing  $V_{GB}$  above  $V_{TH}$ , then
 
$$Q_{inv} = -C_{ox}(V_{GB} - V_{TH}) \quad \text{and so} \quad Q_G(V_{GB}) = C_{ox}(V_{GB} - V_{TH}) + Q_{dep,max}$$

EE105 Spring 2008

Lecture 15, Slide 21

Prof. Wu, UC Berkeley

### Q-V Curve for MOS Capacitor



EE105 Spring 2008

Lecture 15, Slide 22

Prof. Wu, UC Berkeley