
#### **Lecture 17**

#### **OUTLINE**


- NMOSFET in ON state (cont'd)
  - Body effect
  - Channel-length modulation
  - Velocity saturation
- NMOSFET in OFF state
- MOSFET models
- **PMOSFET**
- Reading: Finish Chap. 6

EE105 Spring 2008 Lecture 17, Slide 1 Prof. Wu, UC Berkeley




# **Channel-Length Modulation**

- The pinch-off point moves toward the source as  $V_{\rm DS}$  increases.
- ightarrow The length of the inversion-layer channel becomes shorter with increasing  $V_{\mathrm{DS}}$
- $\rightarrow$   $I_{\rm D}$  increases (slightly) with increasing  $V_{\rm rec}$  in the saturation region of operation.




\* Note: in Razavi:  $I_{\scriptscriptstyle D, \rm sat} = \frac{1}{2}\,\mu_{\scriptscriptstyle R} C_{\scriptscriptstyle ox} \frac{W}{L} \big(V_{\scriptscriptstyle GS} - V_{\scriptscriptstyle TH}\,\big)^2 \big[1 + \lambda V_{\scriptscriptstyle DS}\,\big]$  Electure 17, Slide 3



#### **Velocity Saturation**

- In state-of-the-art MOSFETs, the channel is very short (<0.1μm); hence the lateral electric field is very high and carrier drift velocities can reach their saturation levels.
  - The electric field magnitude at which the carrier velocity saturates is  $\textit{E}_{\text{sat}}$ .



 $v_{sat} = \begin{cases} 8 \times 10^6 \text{ cm/s for electrons in Si} \\ 6 \times 10^6 \text{ cm/s for holes in Si} \end{cases}$ 

NMOS:  $\mu_n \approx 250 \text{ cm}^2/\text{V-s} \implies E_{sat} \approx 30,000 \text{ V/cm}$ PMOS:  $\mu_n \approx 80 \text{ cm}^2/\text{V-s} \implies E_{sat} \approx 80,000 \text{ V/cm}$ 

For  $L = 0.1 \,\mu\text{m}$ 

 $V_{D,sat} = 0.3 \text{ V for NMOS}$  $V_{D,sat} = 0.8 \text{ V for PMOS}$ 

EE105 Spring 2008

Lecture 17, Slide 5 Prof. Wu, UC Berkeley

#### **Impact of Velocity Saturation**


- Recall that  $I_D = WQ_{inv}(y)v(y)$
- If  $V_{\rm DS}$  >  $E_{\rm sat}$  × L, the carrier velocity will saturate and hence the drain current will saturate:

$$I_{D.sat} = WQ_{inv}v_{sat} = WC_{ox}(V_{GS} - V_{TH})v_{sat}$$

- $I_{\rm D,sat}$  is proportional to  $V_{\rm GS} V_{\rm TH}$  rather than  $(V_{\rm GS} V_{\rm TH})^2$
- $I_{D,sat}$  is not dependent on L
- I<sub>D,sat</sub> is dependent on W

EE105 Spring 2008 Lecture 17, Slide 6 Prof. Wu, UC Berkeley

# Short-Channel MOSFET ID-VDS



- $I_{D,sat}$  is proportional to  $V_{GS}$ - $V_{TH}$  rather than  $(V_{GS}$ - $V_{TH})^2$
- $V_{\rm D,sat}$  is smaller than  $V_{\rm GS}$ - $V_{\rm TH}$
- Channel-length modulation is apparent (?)


EE105 Spring 2008

Lecture 17, Slide 7

Prof. Wu, UC Berkeley

# **Drain Induced Barrier Lowering (DIBL)**

- In a short-channel MOSFET, the source & drain regions each "support" a significant fraction of the total channel depletion charge  $Q_{\text{dep}} \times W \times L$ 
  - ightarrow  $V_{\mathrm{TH}}$  is lower than for a long-channel MOSFET



- As the drain voltage increases, the reverse bias on the body-drain PN junction increases, and hence the drain depletion region widens.
  - $\rightarrow$   $V_{\rm TH}$  decreases with increasing drain bias.

(The barrier to carrier diffusion from the source into the channel is reduced.)

 $\rightarrow$   $I_{\rm D}$  increases with increasing drain bias.

EE105 Spring 2008

Lecture 17, Slide 8

Prof. Wu, UC Berkeley

#### **NMOSFET in OFF State**

- We had previously assumed that there is no channel current when  $V_{\rm GS}$  <  $V_{\rm TH}$ . This is incorrect!
- As V<sub>GS</sub> is reduced below V<sub>TH</sub> (towards 0 V), the potential barrier to carrier diffusion from the source into the channel is increased.
   I<sub>D</sub> becomes limited by carrier diffusion into the channel, rather than by carrier drift through the channel.

(This is similar to the case of a PN junction diode!)

 $\rightarrow$   $I_{\rm D}$  varies exponentially with the potential barrier height at the source, which varies directly with the channel potential.

EE105 Spring 2008

Lecture 17. Slide


Prof. Wu, UC Berkeley


#### **Sub-Threshold Leakage Current**

• Recall that, in the depletion (sub-threshold) region of operation, the channel potential is capacitively coupled to the gate potential. A change in gate voltage ( $\Delta V_{\rm GS}$ ) results in a change in channel voltage ( $\Delta V_{\rm CS}$ ):

$$\Delta V_{CS} = \Delta V_{GS} \times \left( \frac{C_{ox}}{C_{ox} + C_{dep}} \right) \equiv \Delta V_{GS} / m \quad ; \quad m = 1 + \frac{C_{dep}}{C_{ox}} > 1$$

• Therefore, the sub-threshold current ( $I_{
m D, subth}$ ) decreases exponentially with linearly decreasing  $V_{
m GS}/m$ 







# $V_{\mathrm{TH}}$ Design Trade-Off

• Low  $V_{\text{TH}}$  is desirable for high ON-state current:

$$I_{\mathrm{D,sat}} \propto (V_{\mathrm{DD}} - V_{\mathrm{TH}})^{\eta}$$
 1 <  $\eta$  < 2

• But high  $V_{\mathrm{TH}}$  is needed for low OFF-state current:





### MOSFET Transconductance, $g_m$

Transconductance  $(g_m)$  is a measure of how much the drain current changes when the gate voltage changes.

$$g_m \equiv \frac{\partial I_D}{\partial V_{GS}}$$

For amplifier applications, the MOSFET is usually operating in the saturation region.

$$g_{m} = \mu_{n} C_{ox} \frac{W}{L} (V_{GS} - V_{TH}) \{ 1 + \lambda (V_{DS} - V_{D,sat}) \} = \frac{2I_{D}}{V_{GS} - V_{TH}}$$


- For a short-channel MOSFET:

$$g_{m} = v_{sat}WC_{ox}\left\{1 + \lambda\left(V_{DS} - V_{D,sat}\right)\right\} = \frac{I_{D}}{V_{GS} - V_{TH}}$$
 EE105 Spring 2008 Lecture 17, Slide 14 Prof. Wu, UC Berkeley

### **MOSFET Small-Signal Model**

(Saturation Region of Operation)

• The effect of channel-length modulation or DIBL (which cause  $I_D$  to increase linearly with  $V_{DS}$ ) is modeled by the transistor output resistance,  $r_0$ .



EE105 Spring 2008


Lecture 17, Slide 15

Prof. Wu, UC Berkeley

### **Derivation of Small-Signal Model**

(Long-Channel MOSFET, Saturation Region)

$$\begin{split} I_D &= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \left( V_{GS} - V_{TH} \right)^2 \left[ 1 + \lambda \left( V_{DS} - V_{D,sat} \right) \right] \\ i_d &= \frac{\partial I_D}{\partial V_{GS}} v_{gs} + \frac{\partial I_D}{\partial V_{BS}} v_{bs} + \frac{\partial I_D}{\partial V_{DS}} v_{ds} \equiv g_m v_{gs} + g_{mb} v_{bs} + \frac{1}{r_o} v_{ds} \end{split}$$




EE105 Spring 2008

Lecture 17, Slide 16

Prof. Wu, UC Berkeley

#### **PMOS Transistor**

A p-channel MOSFET behaves similarly to an n-channel MOSFET, except the polarities for  $I_D$  and  $V_{GS}$  are reversed.



- The small-signal model for a PMOSFET is the same as that for an NMOSFET.
- The values of g<sub>m</sub> and r<sub>o</sub> will be different for a PMOSFET vs. an NMOSFET, since mobility & saturation velocity are different for holes vs. electrons. EE105 Spring 2008

PMOS I-V Equations

$$\begin{split} I_{D,mi} &= \frac{1}{2} \mu_p C_{ax} \frac{W}{L} \Big[ 2 \big( V_{SG} - V_{TH} \big) V_{DS} - V_{DS}^2 \Big] & _{DS \leftrightarrow SG} \ _{GS \leftrightarrow SG} \\ &= \frac{1}{2} \mu_p C_{ax} \frac{W}{L} \Big[ 2 \big( \big| V_{GS} \big| - \big| V_{TH} \big| \big) \big| V_{DS} \big| - V_{DS}^2 \Big] \\ \text{hannel:} \end{split}$$

$$\begin{split} I_{D,sat} &= \frac{1}{2} \mu_{p} C_{ox} \frac{W}{L} \left( V_{SO} - V_{TH} \right)^{2} \left[ 1 + \lambda \left( V_{SD} - V_{SD,sat} \right) \right] \\ &= \frac{1}{2} \mu_{p} C_{ox} \frac{W}{L} \left( \left| V_{OS} \right| - \left| V_{TH} \right| \right)^{2} \left[ 1 + \lambda \left( \left| V_{DS} \right| - \left| V_{D,sat} \right| \right) \right] \end{split}$$

$$= \frac{1}{2} \mu_{p} C_{ox} \frac{W}{L} (|V_{GS}| - |V_{TH}|)^{2} \left[ 1 + \lambda (|V_{DS}| - |V_{D,sat}|) \right]$$


$$\begin{split} I_{D,sat} &= v_{sat}WC_{os}(V_{SG} - V_{TH}) \Big[ 1 + \lambda \Big( V_{SD} - V_{SD,sat} \Big) \Big] \\ &= v_{sat}WC_{os}(|V_{SG}| - |V_{TH}|) \Big[ 1 + \lambda \Big( |V_{DS}| - |V_{D,sat}| \Big) \Big] \end{split}$$

Note:  $V_{GS} < 0, V_{DS} < 0, V_{D,sat} < 0, V_{TH} < 0$  in PMOS

Prof. Wu, UC Berkeley

### **CMOS Technology**

- It possible to form deep n-type regions ("well") within a p-type substrate to allow PMOSFETs and NMOSFETs to be co-fabricated on a single substrate.
- This is referred to as CMOS ("Complementary MOS") technology.



## **Comparison of BJT and MOSFET**

 $\bullet~$  The BJT can achieve much higher  $g_{\rm m}$  than a MOSFET, for a given bias current, due to its exponential I-V characteristic.

	(Long-Channel)	(Short-Channel)
Bipolar Transistor	MOSFET	MOSFET
Exponential Characteristic Active: V <sub>CB</sub> > 0 Saturation: V <sub>CB</sub> < 0 Finite Base Current Early Effect Diffusion Current -	Quadratic Characteristic Saturation: $V_{DS} > V_{GS} - V_{TH}$ Triode: $V_{DS} < V_{CS} - V_{TH}$ Zero Gate Current Channel-Length Modulation Drift Current Voltage-Dependent Resistor	Linear $V_{GS} > V_{Dout} \; ;  V_{Dout} = E_{sat} L$ $V_{GS} < V_{Dout}$
-	Voltage-Dependent Resistor	