

Lecture 23

OUTLINE


- BJT Differential Amplifiers (cont'd)
 - Cascode differential amplifiers
 - Common-mode rejection
 - Differential pair with active load
- Reading: Chapter 10.4-10.6.1

EE105 Spring 2008

Lecture 23, Slide 1

Prof. Wu, UC Berkeley


Cascode Differential Pair



$$R_{out} = [1 + g_{m3}(r_{O1} \parallel r_{\pi3})]r_{O3} + r_{O1} \parallel r_{\pi3}$$

$$R_{out} \cong g_{m3}(r_{O1} \parallel r_{\pi3})r_{O3} + r_{O1} \parallel r_{\pi3}$$

Half circuit for ac analysis




$$A_v = -g_{m1}R_{out} \cong -g_{m1}[g_{m3}(r_{O1} \parallel r_{\pi3})r_{O3} + r_{O1} \parallel r_{\pi3}]$$

EE105 Spring 2008


Lecture 23, Slide 2

Prof. Wu, UC Berkeley

Telescopic Cascode Differential Pair



Half circuit for ac analysis




$$A_v \approx -g_{m1}[g_{m3}r_{O3}(r_{O1} \parallel r_{\pi3})] \parallel [g_{m5}r_{O5}(r_{O7} \parallel r_{\pi5})]$$

EE105 Spring 2008

Lecture 23, Slide 3

Prof. Wu, UC Berkeley


Example



$$R_{op} = \left[1 + g_{m5} \left(r_{O7} \parallel r_{\pi5} \parallel \frac{R_1}{2} \right) \right] r_{O5} + r_{O7} \parallel r_{\pi5} \parallel \frac{R_1}{2}$$

$$A_v = -g_{m1} \left[g_{m3} r_{O3} (r_{O1} \parallel r_{\pi3}) \parallel R_{op} \right]$$

Half circuit for ac analysis




EE105 Spring 2008

Lecture 23, Slide 4

Prof. Wu, UC Berkeley

Effect of Finite Tail Impedance

- If the tail current source is not ideal, then when an input common-mode voltage is applied, the currents in Q_1 and Q_2 and hence the output common-mode voltage will change.



$$\frac{\Delta V_{out,CM}}{\Delta V_{in,CM}} = -\frac{(R_C/2)}{\frac{1}{2g_m} + R_{EE}} = -\frac{R_C}{\frac{1}{g_m} + 2R_{EE}} \leftarrow \text{Common-mode gain should be small}$$


EE105 Spring 2008

Lecture 23, Slide 5

Prof. Wu, UC Berkeley

Effect of Input CM Noise Ideal Tail Current

- There is no effect of the input CM noise at the output.




EE105 Spring 2008

Lecture 23, Slide 6

Prof. Wu, UC Berkeley

Effect of Input CM Noise Non-Ideal Tail Current

- The single-ended outputs are corrupted by the input CM noise.



- Tail current, I_{TAIL} , now changes with V_p and V_p is affected by V_{CM}


EE105 Spring 2008

Lecture 23, Slide 7

Prof. Wu, UC Berkeley

Comparison

Ideal Tail Current Non-Ideal Tail Current



- The differential output voltage signal is the same for both cases.

→ For small input CM noise, the differential pair is not affected.

EE105 Spring 2008

Lecture 23, Slide 8


Prof. Wu, UC Berkeley

CM to DM Conversion; gain A_{CM-DM}

- If finite tail impedance and asymmetry (e.g. in load resistance) are *both* present, then the differential output signal will contain a portion of the input common-mode signal.

$$\Delta V_{CM} = \Delta V_{BE} + 2\Delta I_C R_{EE} = \frac{\Delta I_C}{g_m} + 2\Delta I_C R_{EE}$$

$$\Rightarrow \Delta I_C = \frac{\Delta V_{CM}}{\frac{1}{g_m} + 2R_{EE}}$$



$$\begin{aligned} \Delta V_{out1} &= -\Delta I_C R_C \\ \Delta V_{out2} &= -\Delta I_C (R_C + \Delta R_C) \\ \Delta V_{out} &= \Delta V_{out1} - \Delta V_{out2} = -\Delta I_C \Delta R_C \end{aligned}$$


$$\frac{\Delta V_{out}}{\Delta V_{CM}} = \frac{\Delta R_C}{\left(\frac{1}{g_m}\right) + 2R_{EE}}$$

EE105 Spring 2008

Lecture 23, Slide 9

Prof. Wu, UC Berkeley

Example



$$A_{CM-DM} = \frac{\Delta R_C}{\frac{1}{g_{m1}} + 2\{[1 + g_{m3}(R_1 \parallel r_{\pi 3})]r_{O3} + R_1 \parallel r_{\pi 3}\}}$$


EE105 Spring 2008

Lecture 23, Slide 10

Prof. Wu, UC Berkeley

Common-Mode Rejection Ratio

- CMRR is the ratio of the wanted amplified differential input signal to the unwanted converted input common-mode noise that appears at the output.



$$CMRR \equiv \frac{A_{DM}}{A_{CM-DM}}$$


EE105 Spring 2008

Lecture 23, Slide 11

Prof. Wu, UC Berkeley

Differential to Single-Ended Conversion

- Many circuits require a differential to single-ended conversion.



- This topology is not very good; its most critical drawback is supply noise corruption, since no common-mode cancellation mechanism exists. Also, we lose half of the voltage signal.


EE105 Spring 2008

Lecture 23, Slide 12

Prof. Wu, UC Berkeley

... A Better Alternative

- This circuit topology performs differential to single-ended conversion with no loss of gain.




EE105 Spring 2008

Lecture 23, Slide 13

Prof. Wu, UC Berkeley

Active Load

- With a current mirror as the load, the signal current produced by Q_1 can be replicated onto Q_4 .
- This type of load is different from the conventional "static load" and is called an "active load."




EE105 Spring 2008

Lecture 23, Slide 14

Prof. Wu, UC Berkeley

Differential Pair with Active Load

- The input differential pair decreases the current drawn from R_L by ΔI , and the active load pushes an extra ΔI into R_L by current mirror action; these effects enhance each other.




EE105 Spring 2008

Lecture 23, Slide 15

Prof. Wu, UC Berkeley

Active Load vs. Static Load

- The load in the circuit on the left responds to the input signal and enhances the single-ended output, whereas the load in the circuit on the right does not.



EE105 Spring 2008

Lecture 23, Slide 16

Prof. Wu, UC Berkeley