Lecture 7

OUTLINE

Bipolar Amplifier Topologies (1)
 Common-Emitter Amplifiers

Reading: Chapter 5.3.1

Prof. Wu, UC Berkeley

EE105 Spring 2008 Lecture 7, Slide 1

Possible Bipolar Amplifier Topologies Three possible ways to apply an input to an amplifier and three possible ways to sense its output. However, in reality only three of six input/output combinations are useful. EELIOS Spring 2008 Lecture 7, Slide 2 Prof. Wu, UC Berkeley


Study of Common-Emitter Topology

- · Analysis of CE Core
 - Inclusion of Early Effect
- Emitter Degeneration
- Inclusion of Early Effect
- CE Stage with Biasing


EE105 Spring 2008 Lecture 7, Slide 3 Prof. Wu, UC Berkeley

Common-Emitter Topology Vcc Rc Vout Output Sensed at Collector Input Applied to Base EE105 Spring 2008 Lecture 7, Slide 4 Prof. Wu, UC Berkeley

Small Signal of CE Amplifier




Limitation on CE Voltage Gain





- Since $\rm g_m$ can be written as $\rm I_C/V_T$, the CE voltage gain can be written as the ratio of $\rm V_{RC}$ and $\rm V_T$
- V_{RC} is the potential difference between V_{CC} and V_{CE}, and V_{CE} cannot go below V_{BE} in order for the transistor to be in active region.


EE105 Spring 2008 Lecture 7, Slide 6 Prof. Wu, UC Berkeley

EE105 Fall 2007









Intrinsic Gain

$$\begin{vmatrix} A_{v} = -g_{m}r_{O} \\ |A_{v}| = \frac{V_{A}}{V_{T}} \end{vmatrix}$$

- As R_C goes to infinity, the voltage gain reaches the product of g_m and r_O, which represents the maximum voltage gain the amplifier can have.
- The intrinsic gain is independent of the bias current.

EE105 Spring 2008 Lecture 7, Slide 11 Prof. Wu, UC Berkeley

Current Gain


$$egin{aligned} A_{_I} &= rac{i_{_{out}}}{i_{_{in}}} \ A_{_{_I}}ig|_{_{GP}} &= eta \end{aligned}$$

- Another parameter of the amplifier is the current gain, which is defined as the ratio of current delivered to the load to the current flowing into the input.
- For a CE stage, it is equal to β .

EE105 Spring 2008 Lecture 7, Slide 12 Prof. Wu, UC Berkeley

EE105 Fall 2007 2

Emitter Degeneration



- By inserting a resistor in series with the emitter, we "degenerate" the CE stage.
- This topology will decrease the gain of the amplifier but improve other aspects, such as linearity, and input impedance.


EE105 Spring 2008

Lecture 7, Slide 13

Prof. Wu. UC Berkeley

Prof. Wu. UC Berkeley

Small-Signal Model




 Interestingly, this gain is equal to the total load resistance to ground divided by 1/g_m plus the total resistance placed in series with the emitter.

Lecture 7, Slide 14

EE105 Spring 2008

Prof. Wu, UC Berkeley


Emitter Degeneration Example I



 The input impedance of Q₂ can be combined in parallel with R_E to yield an equivalent impedance that degenerates Q₁.

.05 Spring 2008 Lecture 7, Slide 15

Emitter Degeneration Example II




 In this example, the input impedance of Q₂ can be combined in parallel with R_c to yield an equivalent collector impedance to ground.

EE105 Spring 2008 Lecture 7, Slid

Prof. Wu, UC Berkeley

Input Impedance of Degenerated CE Stage




 With emitter degeneration, the input impedance is increased from r_π to r_π + (β+1)R_F, a desirable effect.

EE105 Spring 2008

Lecture 7, Slide 17

Prof. Wu, UC Berkeley

Output Impedance of Degenerated CE Stage without Considering Early Effect




• Emitter degeneration does not alter the output impedance in this case. (More on this later.)

EE105 Spring 2008

Lecture 7, Slide 18


Prof. Wu, UC Berkeley

Capacitor at Emitter



- At DC the capacitor is open and the current source biases the amplifier.
- For ac signals, the capacitor is short and the amplifier is degenerated by RE. EE105 Spring 2008 Lecture 7, Slide 19

Example: Design CE Stage with Degeneration as a Black Box



- If ${\rm g_m}{\rm R_E}$ is much greater than unity, ${\rm G_m}$ is more linear.

Lecture 7, Slide 20

EE105 Fall 2007 4