

PROBLEM SET #11

Issued: Tuesday, Nov. 19th, 2013

Due: Wednesday, Nov. 27th, 2013, 8:00 a.m. in the EE 140/240A homework box

1. Cancelling a pole with a zero in a two stage op-amp might prove beneficial for stability from a phase margin standpoint. However, if the zero does not land exactly on top of the pole, a doublet is possible that can actually degrade stability. Suppose the open-loop transfer function of a two-stage amplifier is expressed as:

$$H_{open}(s) = A_0 \frac{\left(1 + \frac{s}{\omega_z}\right)}{\left(1 + \frac{s}{\omega_{p1}}\right)\left(1 + \frac{s}{\omega_{p2}}\right)}$$

Ideally $\omega_z = \omega_{p2}$ and the feedback circuit exhibits a first-order behavior, i.e., its step response contains a single time constant and no overshoot.

- Find the transfer function of the amplifier in a unity gain feedback loop.
 - Determine the two poles of the closed-loop transfer function, assuming they are widely spaced.
 - Determine the small-signal step response of the closed-loop amplifier.
 - Show that the step response contains an exponential term of the form $\left(1 - \frac{\omega_z}{\omega_{p2}}\right) e^{-\omega_{p2}t}$.
2. The amplifier $a(s)$ has one negative real pole and is configured as an inverting feedback amplifier as shown in Fig. PS11.2.
- Calculate the DC gain of the amplifier $a(s)$ such that the static gain error of the feedback amplifier is 0.05%.
 - Calculate the pole location such that the settling time is 10ns for 0.05% accuracy.
 - If the open loop amplifier has a second pole that produces 60% phase margin for the feedback configuration in Fig. PS11.2, what is the new settling time? For this part you can use either analytical methods or numerical simulations.




Fig. PS11.2

3. This problem concerns the CMOS op-amp shown in Fig. PS11.3.




Fig. PS11.3

Variable	NMOS	PMOS	Unit
X_d	0.1	0.1	μm
dX_d/dV_{ds}	0.02	0.04	$\mu\text{m}/\text{V}$
t_{ox}	80	80	\AA
μ	450	150	cm^2/Vs
V_t	0.7	0.7	V
γ	0	0	$\text{V}^{-1/2}$

Table PS11.3

- Calculate the open-loop voltage gain, unity-gain bandwidth, and slew rate, for the circuit in Fig. PS11.3 (a). Use the parameters of Table PS11.3. Assume that the gate of M_9 is connected to the positive power supply V_{DD} and that the W/L ratio of M_9 has been chosen to cancel the right half-plane zero.
- If the circuit of Fig. PS11.3 (b) is used to generate the voltage to be applied to the gate of M_9 in Fig. PS11.3 (a), calculate the required W/L ratio of M_9 to move the right-half plane zero to infinity. Let $V_{DD} = 1.5\text{V}$ and $I_s = 200\mu\text{A}$. Use $L = 1\mu\text{m}$ for all transistors, $W_{13} = W_{10} = 150\mu\text{m}$, and $W_{11} = W_{12} = 100\mu\text{m}$. Use Table PS11.3 for other parameters.
- Assuming that the zero has been moved to infinity, determine the maximum load capacitance that can be attached directly to the output node of the circuit in Fig PS11.3 (a) and still maintain a phase margin of 45° . Neglect all higher order poles except the one due to the load capacitance. Use the value of W/L ratio obtained in part (b) for M_9 with the bias circuit of Fig. PS11.3 (b). Ignore junction capacitance for all transistors. Use Table PS11.3 for other parameters.

- e. Simulate the common mode input range of the op amp using DC sweep analysis:
- i. Put the op amp into unity gain feedback.
 - ii. Sweep the DC voltage of the op amp's input from 0 to VDD.
 - iii. Take the derivative of the op amp's DC output voltage with respect to the swept input.

For the purpose of this course (and your project), we will define the op amp's input range as the DC input voltages at which dV_{out}/dV_{in} becomes 1/2 in unity gain feedback. What is the op amp's common mode input range?