## PROBLEM SET \#3

Issued: Tuesday, Sep. $17^{\text {rd }}, 2013$
Due: Wednesday, Sep. 25 th , 2013, 8:00 a.m. in the EE 140/240A homework box

1. Referring to the multistage amplifier circuit shown in Fig. PS3.1:
(a) Calculate the DC operating points including the current flowing through each branch and DC voltage at each node.
(b) Calculate transistor small-signal parameters (i.e. $g_{m}, r_{\pi}, r_{o}, C_{\pi}, C_{\mu}, C_{g s}, C_{g d}$ ).
(c) Provide expressions and calculate the numerical values for the input resistance, $R_{i n}$; output resistance, $R_{\text {out }}$; first stage gain, $v_{o l} / v_{s}$; second stage gain, $v_{o 2} / v_{o l}$; third stage gain, $v_{o u t} / v_{o 2}$ and total gain, $v_{o u} / v_{s}$.
(d) Estimate the low frequency cut-off $f_{L}$ and high frequency cut-off $f_{H}$ of the amplifier.

BJT parameters:

$$
\begin{aligned}
& \beta=100, V_{A}=50 \mathrm{~V}, V_{B E(o n)}=0.7 \mathrm{~V}, V_{C E(S A T)}=0.2 \mathrm{~V}, \tau_{F}=150 \mathrm{ps}, C_{j e}=50 \mathrm{fF}, C_{\mu}=0.1 \mathrm{pF}, \\
& V_{T}=25 \mathrm{mV}, C_{c s}=50 \mathrm{fF} .
\end{aligned}
$$

MOS parameters:

$$
V_{t h 0}=0.5 \mathrm{~V}, k^{\prime}=160 \mu \mathrm{~A} / \mathrm{V}^{2}, W / L=8 \mu \mathrm{~m} / 1 \mu \mathrm{~m}, C_{o x}=30 \mu \mathrm{~F} / \mathrm{cm}^{2}, C_{o l}=C_{d b}=C_{s b}=0.1 \mathrm{pF},
$$

$$
\lambda=0.05 \mathrm{~V}^{-1}, \gamma=0 .
$$



Fig. PS3. 1
2. For the small-signal circuits shown in Fig. PS3.2, assume all transistors are identical and have the following parameters:
$I_{D}=2 \mathrm{~mA}, W=50 \mu \mathrm{~m}, L_{\text {drawn }}=130 \mathrm{~nm}, L_{d}=15 \mathrm{~nm}, X_{d}=0, k^{\prime}=200 \mu \mathrm{~A} / \mathrm{V}^{2}, \gamma=0, \lambda=0$, $C_{o x}=15 \mathrm{fF} / \mu \mathrm{m}^{2}, C_{s b}=C_{d b}=0$.

Given $R_{S}=500 \Omega, R_{L}=1 \mathrm{k} \Omega$, and $C_{L}=50 \mathrm{fF}$ :
(a) Calculate the mid-band, small-signal voltage gain $v_{o} / v_{i}$ for each circuit.
(b) Calculate and compare the high 3-dB cutoff frequencies of the two circuits.


Fig. PS3.2
3. This problem investigates single-stage amplifier design.

Use the following parameters:
$\mu_{n} C_{o x}=100 \mu \mathrm{~A} / \mathrm{V}^{2}, \mu_{p} C_{o x}=50 \mu \mathrm{~A} / \mathrm{V}^{2}, V_{t}=0.5 \mathrm{~V}, V_{D D}=3 \mathrm{~V}, L=1 \mu \mathrm{~m}, W_{p}=2 W_{n},\left(V_{G S}\right.$ $\left.V_{t}\right)_{\min }=100 \mathrm{mV}$ for strong inversion, $C_{L}=4 \mathrm{pF}, C_{g s}=1 \mathrm{pF}, C_{g d}=0 \mathrm{pF}, C_{d b}=C_{s b}=1 \mathrm{pF}$
a) What is the maximum mid-band voltage gain of a resistively loaded common source amplifier operating in strong inversion? Use $\lambda_{n}=\lambda_{p}=0$.
b) How about with an active (PMOS) load? $\lambda_{n}=\lambda_{p}=0.1 \mathrm{~V}^{-1}$.
c) If $I_{D}=1 \mathrm{~mA}$, how would you size each of the devices for maximum voltage gain?
d) With $I_{D}=1 \mathrm{~mA}$, what is the dominant pole frequency of each of these amplifiers?
4. Fig. PS3.4 shows a three-stage amplifier in which the stages are directly coupled. The amplifier, however, utilizes bypass capacitors, and, as such, its frequency response falls off at low frequencies. For our purpose here, we shall assume that the capacitors are large enough to act as perfect short circuits at all signal frequencies of interest.
a) Find the dc bias current in each of the three transistors. Also find the dc voltage at the output. Assume $\left|V_{B E}\right|=0.7 \mathrm{~V}, \beta=100$, and neglect the early effect.
b) Find the input and output resistance.
c) Calculate the voltage gain $v_{o} / v_{i}$.


Fig. PS3.4

