


Lecture 23: Slew Rate (Revisited & Settling Time)

- Announcements:
- Design Project Checkpoint:
 - ↳ Due Tuesday, Nov. 19, 11:59 p.m.
 - ↳ Send to your TA a spice file for your op amp design that simulates correctly, i.e., that reaches a stable bias point where all transistors are saturated (except MOS R's)
 - ↳ It doesn't need to meet the project specs, but it should simulate correctly
- HW#10 due tomorrow @ 8 a.m.
- HW#11 online soon, due Nov. 27 @ 8 a.m.
- No homework over Thanksgiving
- Pre-Lecture for Settling Time online
- Lecture Topics:
 - ↳ Nulling the RHP Zero (finish)
 - ↳ Lab#3 Hints
 - ↳ Slew Rate (revisited)
 - ↳ Settling Time

 • Last Time:

Nulling Resistor in Series w/ C_c



Doing KCL:

$$p_1 = -\frac{1}{g_{m1} R_1 R_2 C_c}$$

$$p_2 \approx \frac{-g_{m2} C_c}{C_1 C_2 + C_c (C_1 + C_2)} \approx -\frac{g_{m2}}{C_2}$$

} same as before

$$p_3 = -\frac{1}{R_2 C_1} \leftarrow \text{pole due to } R_2$$

$$z_1 = \frac{1}{C_c \left(\frac{1}{g_{m2}} - R_2 \right)} \leftarrow \text{relocated zero (function of } R_2)$$

Note: The position of the zero depends upon the value of the "nulling resistor" R_2



If $R_2 < \frac{1}{g_{m2}}$ then z_1 is in the RHP

If $R_2 > \frac{1}{g_{m2}}$ then " " LHP!

↳ This is great! → can convert the zero to a LHP one!
 can even stick the zero on top of a pole to eliminate it!

$$H(s) = \dots \frac{(s - z_1)}{(s - p_1)}$$

if $z_1 = p_1$



Actual Implementation

$$V_{DSS} = 0V \Rightarrow R_B = \frac{1}{\mu_p C_{ox} (W/L)_p (|V_{GS1}| - |V_{tsp}|)}$$

Replica Bias

Design

Need $V_A = V_B \rightarrow |V_{GS11}| = |V_{GS6}|$, know $|V_{t11}| = |V_{t6}|$

$$\sqrt{\frac{2I_{D11}}{\mu_p C_{ox} (W/L)_{11}}} = \sqrt{\frac{2I_{D6}}{\mu_p C_{ox} (W/L)_6}}$$

$$\downarrow$$

$$\left(\frac{W}{L}\right)_{11} = \left(\frac{W}{L}\right)_6 \frac{I_{D11}}{I_{D6}} = \left(\frac{W}{L}\right)_6 \frac{I_{D10}}{I_{D6}}$$

Also need $|V_{GS10}| = |V_{GS8}|$

Because $V_A = V_B \rightarrow V_{S10} = V_{S8} \rightarrow |V_{t10}| = |V_{t8}|$

$$\therefore |V_{ov10}| = |V_{ov8}| = \sqrt{\frac{2I_{D10}}{\mu_p C_{ox} (W/L)_{10}}}$$

Thus

$$R_B = \frac{1}{\mu_p C_{ox} (W/L)_p \sqrt{\frac{2I_{D10}}{\mu_p C_{ox} (W/L)_{10}}}} = \frac{\sqrt{\mu_p C_{ox} (W/L)_{10}}}{\mu_p C_{ox} (W/L)_p \sqrt{2I_{D10}}}$$

Case: Eliminate p_2 by placing z_1 on top of it.

$$R_2 = \frac{C_c + C_L}{g_{m6} C_c} = \frac{\sqrt{\mu_p C_{ox} (W/L)_{10}}}{\mu_p C_{ox} (W/L)_p \sqrt{2I_{D10}}}$$

$$\downarrow$$

$$\sqrt{2\mu_p C_{ox} (W/L)_6 I_{D6}} \left(\frac{W}{L}\right)_p = \sqrt{\left(\frac{W}{L}\right)_6 \left(\frac{W}{L}\right)_{10} \frac{I_{D6}}{I_{D10}} \cdot \left(\frac{C_c}{C_c + C_L}\right)}$$

Case: Move $z_1 \rightarrow \infty$.

$$R_2 = \frac{1}{g_{m6}} \Rightarrow \left(\frac{W}{L}\right)_p = \sqrt{\left(\frac{W}{L}\right)_6 \left(\frac{W}{L}\right)_{10} \frac{I_{D6}}{I_{D10}}}$$

Project Design → Lab #3

Ad hoc Procedures:

① Write down all equations for all needed specs.

↳ then study the dependencies, e.g.,


$$a_0 = \text{gain} = f(I_D, \lambda, \dots) \sim \frac{1}{\sqrt{I_D}}$$

② Choose C_c


$$\omega_u = \text{unity gain freq.} = \frac{g_{mF}}{C_c}$$

$$|p_2| \approx -\frac{g_{mE}}{C_L}$$


③ Choose I_D 's → SR





④ Determine $\frac{V_D}{T_S}$ (governed by swing & input range)



240A Falls:



Slew Rate (f/ before)



Using Laplace Xform Theory:

$$\frac{V_o}{V_i}(s) = \frac{1}{1 + \frac{s}{\omega_1}} = \frac{1}{1 + s\tau_1}$$



↳ single (dominant) pole

$$V_i(s) = \frac{V_A}{s}$$


$$V_o(s) = \frac{V_A}{s(1 + s\tau_1)} = \frac{V_A}{s} - \frac{V_A}{s + \frac{1}{\tau_1}}$$

↳ Inverse Laplace Xform


$$V_o(t) = V_A(1 - e^{-t/\tau_1}) \leftarrow \text{expected response}$$




What we really see from a real op amp



Reasons 1st or 2nd stage of op amp cannot source enough current to mimic the slope (or speed) of a fast rising input signal



If apply a very fast (i.e., high frequency), large amplitude sinusoid:



In terms of design variables:


$$S.R. = \frac{dV_o}{dt} = \frac{I_{x_{in}}}{C_c} \uparrow \left(\frac{I_{x_{in}}}{G_{m1}} \omega_{uH} A_o = S.R. \right)$$

$$C_c = \frac{G_{m1}}{\omega_{uH} A_o} \leftarrow \text{closed loop gain}$$

\uparrow
 $\omega_{uH} = \omega @ |T(j\omega)| = 1$

To Increase S.R.:

- ① Decrease G_{m1} ✓
- ② Increase ω_{uH} → increase ω_2
 limited by the Xfster freq. range
- ③ Use a larger A_o , if possible.
 ↑
 closed loop gain (only if permitted by the application)



Increasing S.R. via G_m Reduction

① Emitter or Source Degeneration of the Input Stage:

$SR = \frac{2I_1}{G_m} \omega_{ult} A_0$
 $G_m = \frac{g_m}{1 + g_m R_E} \Rightarrow SR \uparrow$

Limitations:

- ① R_E mismatched $\rightarrow V_{os}$
 \hookrightarrow must limit V_{RE} to limit V_{os}
- ② $R_{ET} \rightarrow$ gain \downarrow (SR-gain trade-off)
- ③ R_E contributes thermal noise \rightarrow must limit the size of R_E to preserve op amp noise performance

② FET Input Devices -

$F_{a \text{ FET's}}: \frac{g_m}{I_D} \cong \frac{2}{V_{GS} - V_{t}} \leftarrow \approx 0.2V$
 $F_{a \text{ bipolar}}: \frac{g_m}{I_C} = \frac{1}{V_T} \leftarrow 26mV$

$FET \text{ S.R.}: \frac{I_D}{g_m} \omega_{ult} = \frac{V_{GS} - V_t}{2} = \frac{V_{GS} - V_t}{2V_T} \hat{=} \frac{260}{26} \approx 10$
 $BJT \text{ S.R.}: \frac{I_C}{g_m} \omega_{ult} = \frac{V_T}{V_T} = 1$

Limitations:

- ① Higher V_{os} . \rightarrow (but decreased current noise)
- ② Increased voltage noise.




Figure 8.2-3 Response of second-order system with various phase margins.

Obtain Expressions for:

- ① $V_{overshoot}$
 - ② Settling Time, T_s
- } as functions of phase margin, Φ_m

• Go through settling time handout