


EE 140/240A

BJT Early Effect

CTN

6

What is happening physically?



① C_{Q2} : $V_{CE} = V_{CE1} \rightarrow x_1 \rightarrow I_{C1} \propto \text{slope of this cosine line}$

② Now, increase $V_{CE1} \rightarrow V_{CE2} \rightarrow V_{CB} \uparrow \rightarrow x_1 \rightarrow x_2 \rightarrow I_{C2} \propto \text{slope of this line}$
 $\therefore I_{C2} > I_{C1}$


Thus, $V_{CE} \uparrow \rightarrow I_C \uparrow$ due to $x_{depl} \uparrow$

Result: $I_C = f(I_B, V_{CE})$ in forward-active!

$$I_C = \left[I_S \exp\left(\frac{V_{BE}}{V_T}\right) \right] \left[1 + \frac{V_{CE}}{V_A} \right]$$

← This, V_{A01} is a more accurate I_C equation.

Small-Signal Models for Forward-Active Bipolar Xsistors




If only interested in the forward direction

$$y_{11} = \frac{i_1}{v_1} \Big|_{v_2=0} \quad y_{21} = \frac{i_2}{v_1} \Big|_{v_2=0}$$

$$y_{12} = \frac{i_1}{v_2} \Big|_{v_1=0} \quad y_{22} = \frac{i_2}{v_2} \Big|_{v_1=0}$$

Hybrid- π Model



EE 140/240A


BJT Small-Signal Model

CTN

7



Determine the S.S. elements-

$$g_m = \frac{i_c}{v_{be}} = \frac{\partial I_c}{\partial v_{be}} \Big|_{\text{Qpt.}} = \frac{\partial}{\partial v_{be}} \left[I_s \exp\left(\frac{v_{be}}{V_T}\right) \right] \Big|_{v_{be} = V_{BE}} = \frac{I_c}{V_T} \exp\left(\frac{V_{BE}}{V_T}\right) \Rightarrow \boxed{g_m = \frac{I_c}{V_T}}$$



Note: function of the DC operating pt.

$$r_{\pi} = \frac{V_{be}}{i_b}$$





$$r_{\pi} = \frac{V_{be}}{i_b} = \frac{V_{be}}{\frac{I_c}{\beta}} = \frac{\beta}{g_m} = \frac{\beta}{\frac{I_c}{V_T}} = \frac{\beta V_T}{I_c}$$

$$\therefore \boxed{r_{\pi} = \frac{\beta}{g_m} = \frac{\beta V_T}{I_c}}$$

Again, function of the DC operating pt.

$$r_o = \frac{V_{ce}}{i_c}$$



$$r_o = \frac{\partial v_{ce}}{\partial i_c} \Big|_{\text{Qpt.}} = \left[\frac{\partial I_c}{\partial v_{ce}} \Big|_{\text{Qpt.}} \right]^{-1} = \left[\frac{\partial}{\partial v_{ce}} \left(I_s \exp\left(\frac{v_{be}}{V_T}\right) \left[1 + \frac{v_{ce}}{V_A} \right] \right) \Big|_{v_{be} = V_{BE}} \right]^{-1}$$

$$= \left[\frac{I_s \exp\left(\frac{V_{BE}}{V_T}\right)}{V_A} \right]^{-1} = \left[\frac{I_c}{V_A + V_{CE}} \right]^{-1} = \frac{V_A + V_{CE}}{I_c}$$

$$\therefore \boxed{r_o = \frac{V_A + V_{CE}}{I_c} \approx \frac{V_A}{I_c} \quad [V_A \gg V_{CE}]}$$

... and thus, we have the hybrid- π model:



$$\boxed{\begin{aligned} r_{\pi} &= \frac{\beta}{g_m} = \frac{\beta V_T}{I_c} \\ g_m &= \frac{I_c}{V_T} \\ r_o &= \frac{V_A + V_{CE}}{I_c} \approx \frac{I_c}{V_A} \end{aligned}}$$

SOURCE: VAF

Remarks:

- g_m is independent of device specifics; depends only on temperature (thru V_T) and biasing I_c
- small-signal model valid for $v_{be} \ll V_T \leftarrow \approx 26\text{mV} @ 300\text{K}$

quite different from MOS, as we'll see


EE 140/240A

BJT SS Model

CTN


8

What about emitter resistance?




Note that although it's not explicitly shown in the hybrid- π model, r_e is present.

\Rightarrow i.e., if you analyze this, you find that



To explicitly show emitter resistance, use the T-model:

T-Model: (Common Base Model)



where as before:


$$g_m = \frac{I_C}{V_T}$$

$$r_e = \frac{V_T}{I_E} = \frac{\alpha}{g_m} \approx \frac{1}{g_m}$$


relative

Small-Signal Models for pnp Transistors

For pnp transistors, use the same small-signal models as npn with no change in polarities!




Hybrid- π Model:



Note that in these S.S. models, the same current directions as used for npn are used too \Rightarrow i.e., no change in S.S. polarities

(large-signal directions, however, can be as before)

T-Model:





EE 140/240A

C_{μ}, C_{π}


CTN

9

More Complete Hybrid- π Model (adding frequency effects & 2nd order effects)



C_{μ} - Base-to-Collector Capacitance



$C_{\mu} = \frac{C_{\mu 0}}{\sqrt{1 + \frac{V_{CB}}{\phi_j}}}$ where $C_{\mu 0}$ = capacitance for $V_{CB} = 0$

ϕ_j = function of the built-in potential between p and n-type semiconductors

In general: $C_{\mu} = \frac{C_{\mu 0}}{(1 + \frac{V_{CB}}{\phi_j})^m}$, where $m = \frac{1}{2}$ or $\frac{1}{3}$ depending upon how abrupt the junction is

In space: $C_{\mu} = \frac{\epsilon_s A}{x_d(V_{CB})}$

$\phi_j = \frac{kT}{q} \ln \left(\frac{N_A N_C}{n_i^2} \right)$

$n_i = 1.5 \times 10^{10} \text{ cm}^{-3}$

Detailed Derivation: [PT2]

$x_d \approx x_n = \left[\frac{2\epsilon_s (V_0 + V_{CB})}{q N_A (1 + \frac{N_A}{N_D})} \right]^{1/2} \rightarrow Q = q N_A x_d = A \left[\frac{2\epsilon_s q N_A (V_0 + V_{CB})}{1 + \frac{N_A}{N_D}} \right]^{1/2}$

$C_{\mu} = \frac{dQ}{dV_{CB}} = \left[\frac{2\epsilon_s q N_A}{1 + \frac{N_A}{N_D}} \right]^{1/2} \frac{1}{2} A (V_0 + V_{CB})^{-1/2} = A \left[\frac{q \epsilon_s N_A N_D}{2(N_A + N_D)} \right]^{1/2} \frac{1}{\sqrt{V_0 + V_{CB}}} = C_{j0} / \sqrt{V_{CB}}$

$C_{j0} = \frac{\epsilon_s A}{x_d(V_{CB})}$

EE 140/240A



C_{π}

CTN

10

C_{π} - Base-to-Emitter Capacitance

Two components comprise C_{π} : ① Junction capacitance, C_{je}
② Diffusion capacitance, C_b



plates of a junction capacitor:

$$C_{je} = \frac{C_{je0}}{\left(1 + \frac{V_{BE}}{V_0}\right)^m}$$

\rightarrow bias level determines when the plates are
 \rightarrow I_{CJE} STICE
 \rightarrow V_{JE} MJE
 \rightarrow actual (doesn't go to ∞)
 \rightarrow STM use this!

Diffusion capacitance: (or Base Charging Capacitance)
 \Rightarrow can define a base transit time:

$$\tau_F = \frac{Q_e}{I_C} = \frac{x_B^2}{2D_n}$$
 } avg. time spent by carrier in crossing base
 \rightarrow think of I_C as the rate of x_B of charge through the base

$$Q_e = \tau_F I_C$$

$$\Delta Q_e = \tau_F \Delta I_C$$

Switch to S.S. parameters (variables):

$$q_e = \tau_F i_c$$


$$q_e = C_b \dot{V}_{be} \rightarrow C_b = \frac{q}{\dot{V}_{be}} = \tau_F \frac{i_c}{V_T} = \tau_F g_m = C_b$$

$\therefore C_b \propto I_C$

$$C_{\pi} = C_b + C_{je}$$

$$C_{\pi} = \tau_F g_m + \frac{C_{je0}}{\left(1 + \frac{V_{BE}}{V_0}\right)^m}$$

Collector-to-Base Feedback Resistor, r_{μ}



Remember, recombination base current $I_{RB} \approx \frac{Q_e}{\tau_b}$!

$\therefore N_{CB} \uparrow \rightarrow x_{CB} \downarrow \rightarrow Q_e \downarrow \rightarrow i_B \downarrow$
 $\rightarrow i_c \uparrow$ (due to Early effect)


$N_{CB} \uparrow \rightarrow i_B \downarrow$ can be modeled by an r_{μ} connected G-to-B

EE 140/240A

r_{π}

CTN

11



\Rightarrow here, $N_{be} = 0 \rightarrow N_{be} = N_{cb}$

$$\therefore \frac{i_c}{i_{be}} = \frac{1}{r_o} = \frac{i_c}{N_{cb}} = \frac{\beta i_b}{N_{cb}} \rightarrow \frac{N_{cb}}{i_b} = \beta r_o = r_{\pi}$$

$r_{\pi} = \beta r_o$
 assuming all of i_b is recombination current



In general, base recombination current is only part of the total base current and is the only component dependent on $V_{bc} \rightarrow$ thus,

$r_{\pi} > \beta_0 r_o \rightarrow r_{\pi} = 2-10 \beta_0 r_o$
 label pop \uparrow \uparrow \uparrow \uparrow \uparrow
 where base recomb. more significant

Complete Forward-Active BJT S.S. Model (including parasitics)

\Rightarrow Actual integrated BJT:

should draw this on the board



EE 140/240A

BJT Layout

CTN

12





Fig. 1.1

EE 140/240A


f_T

CTN

13

f_T (unity gain freq. for β)

Find $\beta(j\omega)$: (β as a function of freq.)



Find $\frac{i_c}{i_b} |_{\omega=0}$:

$$v_{\pi} = i_b \left(r_{\pi} \parallel \frac{1}{sC_T} \parallel \frac{1}{sC_{\mu}} \right)$$

$[g_m \gg sC_{\mu}]$

$$i_c = g_m v_{\pi} - sC_{\mu} v_{\pi} = (g_m - sC_{\mu}) v_{\pi} \approx g_m v_{\pi}$$

$$i_c = g_m \left(r_{\pi} \parallel \frac{1}{sC_T} \parallel \frac{1}{sC_{\mu}} \right) i_b$$


$$\frac{i_c}{i_b} = \frac{g_m}{\frac{1}{r_{\pi}} + s(C_T + C_{\mu})} = \frac{g_m r_{\pi}}{1 + s r_{\pi} (C_T + C_{\mu})} = \frac{\beta_0}{1 + s r_{\pi} (C_T + C_{\mu})} \quad [\beta_0 = g_m r_{\pi}]$$

(low freq. β)

$$\beta(j\omega) = \frac{\beta_0}{1 + \frac{j\omega}{\omega_p}}$$

$$\omega_p = \frac{1}{r_{\pi} (C_T + C_{\mu})}$$

Plot $|\beta(j\omega)|$: (Bode plot)



ω_T is defined as the unity-gain frequency where $|\beta(j\omega)| = 1$

For ω large: (i.e. ω close to ω_T)

$$|\beta(j\omega)| \approx \frac{\beta_0}{\omega r_{\pi} (C_T + C_{\mu})} = 1 \rightarrow \omega_T = \frac{g_m}{C_T + C_{\mu}} \Rightarrow f_T = \frac{\omega_T}{2\pi}$$

is a figure of merit for the frequency performance of a transistor, \rightarrow much higher $f_T = 100 \text{ MHz} \rightarrow 15 \text{ GHz}$ for bipolar Xtrns.

Also, note that $\omega_T = \beta_0 \omega_p$

$$C_T = \frac{g_m}{\omega_T} - C_{\mu}$$

EE 140/240A


MOS Transistors

CTN


14

MOS Transistor



Physical Structure & Device Symbols -




NMOS X-spacer Device Symbol



IV Characteristics (NMOS)



NMOS X-spacer Mathematical Model



- ① Cut-off Region: ($V_{gs} \leq V_{th}$)
 $I_g = I_s = 0$; $I_d = 0$
- ② Linear (or Triode) Region: ($V_{gs} - V_{th} \geq V_{ds} \geq 0$)
 $I_g = I_s = 0$; $I_d = \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{th} - \frac{V_{ds}}{2}) V_{ds}$

Body Factor $\rightarrow \beta = \frac{1}{C_{ox}} \sqrt{2q\epsilon_0 N_{sub}}$ ← substrate doping conc.
 permittivity in Si
 General:
 $k_n = k_n' \frac{W}{L} = \mu_n C_{ox} \frac{W}{L}$
 $I_g = I_s = 0$ for all regions (at least for dc)
 $V_{th} = f(V_{th0}) = V_{th0} + \gamma (\sqrt{|V_{th0} + 2\phi_{fp}|} - \sqrt{2\phi_{fp}})$


- ③ Saturation Region: ($V_{ds} \geq V_{gs} - V_{th} \geq 0$)
 $I_g = I_s = 0$; $I_d = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{th})^2 (1 + \lambda V_{ds})$
 $= \frac{1}{2} k_n (V_{gs} - V_{th})^2 (1 + \lambda V_{ds})$
 $\mu_n \hat{=} e^-$ mobility in the channel
 $\lambda = e^-$ rate recombine carriers per unit area

EE 140/240A


MOS Transistor Structure

CTN

15



(a)



(b)

(c)

Fig. 2.1


EE 140/240A

PMOS

CTN

16

PMOS Xtra Mathematical Model



① Cut-off Region: $(V_{gs} \leq -V_{tp})$ or $(|V_{gs}| \geq |V_{tp}|)$
 $I_{sd} = 0$

② Linear (or Triode) Region: $(V_{gs} + V_{tp} \geq V_{sd} \geq 0)$, or $(|V_{gs}| - |V_{tp}| \geq |V_{ds}| \geq 0)$
 $I_{sd} = k_p (V_{gs} + V_{tp} - \frac{V_{sd}}{2}) V_{sd} = \mu_p C_{ox} \frac{W}{L} (V_{gs} + V_{tp} - \frac{V_{sd}}{2}) V_{sd}$
 $= \mu_p C_{ox} \frac{W}{L} (|V_{gs}| - |V_{tp}| - \frac{|V_{ds}|}{2}) |V_{ds}|$

For all regions:

$k_p = k_p' \frac{W}{L} = \mu_p C_{ox} \frac{W}{L}$

$I_{gs} = 0$ and $I_{bs} = 0$ (at dc)

$V_{tp} = V_{t0} - \gamma (\sqrt{|V_{gs}| + 2\phi_f} - \sqrt{2\phi_f})$

③ Saturation Region: $(V_{sd} \geq V_{gs} + V_{tp} \geq 0)$; $|V_{ds}| \geq |V_{gs}| - |V_{tp}| \geq 0$

$I_{sd} = \frac{1}{2} \mu_p C_{ox} \frac{W}{L} (V_{gs} + V_{tp})^2 (1 + \lambda |V_{ds}|) = \frac{1}{2} k_p (V_{gs} + V_{tp})^2 (1 + \lambda |V_{ds}|)$

$= \frac{1}{2} \mu_p C_{ox} \frac{W}{L} (|V_{gs}| - |V_{tp}|)^2 (1 + \lambda |V_{ds}|)$

$\mu_p \hat{=}$ h^+ mobility in the channel

$C_{ox} \hat{=}$ gate oxide capacitance per unit area

Threshold Voltage

$$V_t = \phi_{ms} - \psi_s - \frac{Q_B}{C_{ox}} - \frac{Q_{ss}}{C_{ox}}$$

, where ϕ_{ms} = work function difference [in V] between gate material and bulk Si

ψ_s = surface potential in the Si @ onset of strong inversion

= $2\phi_f$ for uniformly doped substrate ($\phi_f \sim 0.3V$)

Q_{ss} = oxide charge per unit area at the oxide-Si interface [C/cm^2]

Q_B = charge stored per unit area in the depletion region (at onset of inversion)

$\Rightarrow |Q_B| = \sqrt{2q\epsilon_s N_B (2|\phi_f| + |V_{SB}|)}$ [C/cm^2]

\uparrow conc. in bulk \uparrow reverse bias

C_{ox} = gate oxide capacitance per unit area [F/cm^2]

EE 140/240A

Threshold Voltage

CTN

17

Case: $V_{SB} = 0 \Rightarrow V_t(V_{SB}=0) = V_{t0} = \phi_{ms} - 2\phi_f - \frac{Q_{ss}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}}$, where

Then:

$$V_t = \phi_{ms} - 2\phi_f - \frac{Q_{ss}}{C_{ox}} - \frac{Q_B}{C_{ox}}$$

$$Q_{B0} = \sqrt{2q\epsilon_{si}N_B(2|\phi_f| + |V_{SB}|)}$$

$$= \phi_{ms} - 2\phi_f - \frac{Q_{ss}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}} - \frac{Q_B - Q_{B0}}{C_{ox}}$$

$$\underbrace{\phi_{ms} - 2\phi_f - \frac{Q_{ss}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}}}_{V_{t0}}$$

$$V_t = V_{t0} - \gamma(\sqrt{2|\phi_f| + |V_{SB}|} - \sqrt{2|\phi_f|}), \quad \gamma = \frac{1}{C_{ox}}\sqrt{2q\epsilon_{si}N_B}$$

Signs in the V_t Equation:

Parameter	NMOS	PMOS
Substrate	p-type	n-type
ϕ_{ms} : metal gate	-	-
n+ Si gate	-	-
p+ Si gate	+	+
ϕ_f	-	+
Q_{B0} (or Q_B)	-	+
Q_{ss}	+	+
γ	-	+
C_{ox}	+	+


EE 140/240A

MOS Small-Signal Model

CTN

18

MOS Small-Signal Model (for NMOS) ^{in saturation}



Midband frequency S.S. parameters (omitted sources and resistors)

Transconductance, g_m :

$$g_m = \frac{\partial i_d}{\partial V_{gs}} = \left. \frac{\partial I_D}{\partial V_{gs}} \right|_{Q_{pt}} = \left. \frac{\partial}{\partial V_{gs}} \left(\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{tn})^2 \right) \right|_{Q_{pt}} = \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{tn}) \Big|_{V_{gs} = V_{DS}}$$

$$\therefore g_m = \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{tn}) = \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D}$$

$$g_{mb} = \frac{\partial i_d}{\partial V_{bs}} = - \left. \frac{\partial I_D}{\partial V_{bs}} \right|_{Q_{pt}} = - \left. \left(\frac{\partial I_D}{\partial V_{tn}} \cdot \frac{\partial V_{tn}}{\partial V_{bs}} \right) \right|_{Q_{pt}}$$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{tn})^2 \rightarrow (V_{gs} - V_{tn}) = \sqrt{\frac{2 I_D}{\mu_n C_{ox} \frac{W}{L}}}$$

$$\frac{\partial I_D}{\partial V_{tn}} = - \frac{\partial I_D}{\partial V_{gs}} = -g_m \quad ; \quad \frac{\partial V_{tn}}{\partial V_{bs}} = \frac{2}{2 V_{bs}} \left[V_{t0} + \gamma (\sqrt{V_{bs} + 2\phi_{0f}} - \sqrt{2\phi_{0f}}) \right] = \frac{\gamma}{2\sqrt{V_{bs} + 2\phi_{0f}}} = \eta$$

$$\therefore g_{mb} = \eta g_m$$

often neglected!

Note: $V_{DS} \uparrow \rightarrow V_T \uparrow \rightarrow \eta \downarrow \rightarrow I_D \downarrow$

g_{mb} is minimized by maximizing λ !

Output Resistance, r_o : ($= \frac{1}{g_{ds}}$)

$$\Rightarrow \text{output conductance} = g_{ds} = \frac{\partial i_d}{\partial V_{ds}} = \left. \frac{\partial I_D}{\partial V_{ds}} \right|_{Q_{pt}} = \frac{\partial}{\partial V_{ds}} \left(\frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{tn})^2 (1 + \lambda V_{ds}) \right) \Big|_{Q_{pt}}$$

$$= \lambda I_{Dsat} = \frac{\lambda I_D}{1 + \lambda V_{DS}} \approx \lambda I_D = g_{ds}$$

if V_{DS} is very large

$$[1 \gg \lambda V_{DS}]$$


$$\therefore r_o = g_{ds}^{-1} = \frac{1}{\lambda I_D} = \frac{1}{\lambda} \frac{V_{DS}}{I_D}$$

High Frequency S.S. Parameters (capacitors)

C_{gs} = gate-to-source overlap capacitance

C_g = gate capacitance = $W L \epsilon_{ox} C_{ox}$

C_{gdr} = gate-to-drain overlap capacitance




EE 140/240A

MOS High Frequency SS Parameters

CTN


19

(layout view)



(still considering saturation region)

In saturation, the inversion charge is not present near the drain:



Gate-to-Source Capacitor, C_{GS} :

$$C_{GS} = C_{GS0} + \frac{2}{3} W L_{eff} C_{ox} \quad (\text{inversion charge integrated})$$

Gate-to-Drain Capacitor, C_{GD} :

$$C_{GD} = C_{GD0} \quad (\text{no inversion charge near the drain in saturation})$$

$\frac{2}{3} C_{GS} = \frac{2}{3} W L_{eff} C_{ox}$
obtained by integrating the charge over the gate length

Source/Drain Junction Capacitance, C_{sb} & C_{db} : (must include these in SPICE simulations!)

⇒ there are depletion capacitance associated with the drain-to-bulk and source-to-bulk pn junctions

⇒ bottom-side capacitance per unit area is different from that at sidewalls due to higher doping at the sidewalls

(there is higher doping in the field areas to prevent channels from forming under interconnect wires)

⇒ take drain capacitance as an example:


$$C_{db} = \frac{C_{db0}}{\sqrt{1 + \frac{V_{DS}}{V_0}}}, \quad C_{db0} \triangleq \text{depletion capacitance with } V_{DS} = 0V$$

$$C_{db0} = \frac{q \epsilon_s N_A N_D}{2(N_A + N_D) \phi_0} L$$

SPICE: CJ

$$C_{j0} = \sqrt{\frac{q \epsilon_s N_A N_D}{21q \phi_0}} \rightarrow \left(\frac{q \epsilon_s N_A N_D}{21q \phi_0} \right)^{1/2}$$

depl. cap. per unit area @ bottom-side w/ $V_{DS} = 0V$



$$= (\text{junction bottom-side area}) C_{j0} + (\text{junction outside perimeter}) C_{jsw}$$

$$= W(SA) C_{j0} + (W + 2(SA)) C_{jsw}$$

depletion cap. along sidewalls per unit length for $V_{DS} = 0V$

$$C_{jsw} = \frac{q \epsilon_s n_i}{21q \phi_0} \times \pi r_j$$

channel-stop implant doping level

STP junction depth