


Today: High-Swing Current Mirrors (4.2.5.2 GM)




Motivation = High Dynamic Range (DR)

$$= \frac{V_{out}(\max)}{V_{out}(\min)} - \text{Limited by distortion}$$

$$\frac{V_{out}(\min)}{V_{out}(\max)} - \text{Limited by noise}$$

Let's consider Output swing versus distortion:We know $\alpha_V = \frac{g_m}{g_{o1} + g_{o2}}$ but

this is only true with M1 and M2 in saturation. Why saturation?

So, with $V_o(DC) = V_{DD}/2$:


(i) High-gain linear region operation with a relatively small $V_i(t)$. Note:

$$V_{out}(\min) > V_{ov1}$$


$$V_{out}(\max) < V_{dd} - V_{ov2}$$

V_{ov}
Values typically
100-200 mV
(100 mV for
 $V_{DD} < \sim 1V$)

(ii) Relatively large input signal




- low-gain nonlinear regions with high distortion levels.






- Example of performance degradation in this case - consider a cellphone receiver amplifier (i.e., an LNA - low-noise amplifier)

Antenna




Transmitter may be far away.
∴ Very weak RF received signal.

- LNA handles small signals linearly as in (i)
- Now, suppose a friend is nearby talk on his cellphone - Your phone will receive this signal too. Very large because close. What happens - Gain Desensitization
or gain compression due to blocker.



• Simple current Mirror bias for CS Amp:




• Simple PMOS mirror generates V_{B2} :

$$\begin{aligned} V_{B2} &= V_{DD} - V_{SD3} \\ &= V_{DD} - |V_{T3}| - \underbrace{(V_{SD3} - |V_{T3}|)}_{V_{OV3}} \end{aligned}$$

$$\text{But, } V_{OV3} = \sqrt{\frac{2I_D}{K_p'(W/L)_3}}$$

Thus, $V_o(\min) = V_{OV1}$; $V_o(\max) = V_{DD} - V_{OV2}$ } M_2 and M_3 are identical.
 $= V_{DD} - V_{OV3}$ } identical.

- Now, consider bias generators for a much better amplifier — cascode Amp



By inspection,

$$A_{v5} \approx -\frac{g_{m4}}{\frac{g_{o1}}{g_{m2} r_{o2}} + \frac{g_{o4}}{g_{m3} r_{o3}}} \quad (\text{Very large gain!})$$

Maintain $M_1 - M_4$ in saturation over output voltage swing range.

- For the best possible design:

$$\begin{aligned} V_{DS1} &= V_{OV1}; V_{DS2}(\min) = V_{OV2} \} \text{Usually} \\ V_{SD4} &= V_{OV4}; V_{SD3}(\min) = V_{OV3} \} V_{OV1}' = V_{OV} \end{aligned}$$


$$\text{Thus, } V_o(\max) = V_{DD} - V_{OV3} - V_{OV4} = V_{DD} - 2V_{OV}$$

$$V_o(\min) = V_{OV1} + V_{OV2} = 2V_{OV}$$

$$\therefore V_o(\text{swing}) = V_o(\max) - V_o(\min) \\ = \boxed{V_{DD} - 4V_{OV}}$$

$$\text{Example: } V_{DD} = 1.2 \text{ V}, V_{OV} = 100 \text{ mV} \therefore V_o(\text{swing}) = \underline{\underline{0.8 \text{ V}}}$$

Consider a cascode current source bias generator:



- $M_1 \neq M_5$ identical
- $M_2 \neq M_6$ identical but
not necessarily same as M_1, M_5

Find DC voltage V_{\otimes} :

$$V_{GS5} = V_{T5} + \sqrt{\frac{2I}{k_n'(W/L)5}}$$

$$= V_{T5} + V_{ov5} = V_{TN0} + V_{ov5}$$

$$V_{GS6} = V_{T6} + \sqrt{\frac{2I}{k_n'(W/L)6}} = V_{T6} + V_{ov6} \quad (V_{T6} > V_{TN0})$$

$$V_{GS2} = V_{T2} + \sqrt{\frac{2I}{k_n'(W/L)2}} = V_{T2} + V_{ov2} \quad (V_{T2} > V_{TN0})$$

KVL: $V_{\otimes} = V_{GS5} + V_{GS6} - V_{GS2} \quad (\text{Assume } V_{ov1} = V_{ov})$

$$= (V_{TN0} + V_{ov}) + (V_{T6} + V_{ov}) - (V_{T2} + V_{ov})$$

$$= V_{TN0} + V_{ov} + \underbrace{(V_{T6} - V_{T2})}_{=0} = \boxed{V_{TN0} + V_{ov}} \leftarrow$$

$$\therefore V_o(\min) = V_{\otimes} + V_{ov2} = \overline{V_{TN0} + 2V_{ov}}$$

$$V_o(\max) = V_{DD} - |V_{TP0}| - 2V_{ov} \quad (\text{similar bias for } M_3)$$

$$\therefore V_o(\text{swing}) = V_o(\max) - V_o(\min)$$

$$= V_{DD} - \underbrace{(V_{TN0} + |V_{TP0}|)}_{\text{Very bad term for swing}} - 4V_{ov}$$

Example:

$$V_{DD} = 1.2V; \quad V_{TN0} = 0.5V; \quad V_{TP0} = -0.5V; \quad V_{ov} = 0.1V$$

$$V_o(\text{swing}) = 1.2 - (0.5 + 0.5) - 4(0.1) = \underline{\underline{-0.2V}}$$


Not possible: Need $V_{DD} \geq 2V$ for $V_o(\text{swing}) \geq 0V$.

We want:

$$V_o(\text{swing}) = V_{DD} - 4V_{ov}$$

\therefore Get rid of two threshold voltage terms.

Conceptual Solution: Add DC Level Shifter



$$\therefore V_{BAT} \approx V_{TO}$$

$$\text{KVL: } V_X = V_{GS5} + V_{GS6} - V_{BAT} - V_{GS2}$$

$$= V_{TNO} + (V_{T6} - V_{T2}) + V_{OV} - V_{BAT}$$

For $V_X = V_{OV}$, we need:


$$V_{BAT} = V_{TNO} + (V_{T6} - V_{T2})$$

(Note: $V_{T6} > V_{T2}$ because

$$V_{SB6} = V_{GS5} = V_{TNO} + V_{OV}$$

$V_{SB2} = V_{GS2} = V_{OV}$) (Assume $V_{T6} = V_{T2}$)

← Implement using NMOS source-follower:



KCL:

$$V_X = V_{GS5} + V_{GS6}$$

$$-V_{GS7} - V_{GS2}$$

Assuming $V_{TL} = V_T$

and $V_{OV7} = V_{OV}$,

$V_X = V_{OV}$ means
 $V_{OV7} \approx 0$


$$V_{OV7} = \sqrt{\frac{2I_7}{k_n'(W/L)_7}} \approx 0 \quad \text{means: i) } I_7 \approx 0$$

and/or ii') $(W/L)_7$ very big.

- Bad design because of weird way M_7 is used.
- Let's consider some sensible changes to this circuit based on our basic goals:

(i) $V_X = V_{OV}$

(ii) $V_O(\min) = 2V_{OV}$



- Assume all devices biased with I as shown:

$$KVL: V_{\Phi} = V_{GS5}$$

$$(W/L) + V_{GS6} - V_{GS7} - V_{GS2} = V_{OV}$$

\otimes

Observation: With $V_{Ti} = V_T$, V_{Φ} can only equal V_{OV} if V_{OV5} or V_{OV6} equals $2V_{OV}$. Let's not mess with bottom row (M_5, M_8, M_1) so let's design for

$$V_{OV6} = 2V_{OV} \quad (\text{i.e., } V_{OV1} = V_{OV2} = V_{OV5} = V_{OV7} = V_{OV8} = V_{OV})$$

$$V_{OV6} = \sqrt{\frac{2I}{K_n(W/L)_6}} = 2V_{OV} \rightarrow \left(\frac{W}{L} \right)_6 = \frac{1}{4} \left(\frac{W}{L} \right)_i \quad \text{for other devices}$$

This is a practical size for M_6 .

Body Effect Problem: (All NMOS bulks to ground)

For M_1, M_5, M_8 , $V_{SB} = 0$; $\therefore V_{T1} = V_{T5} = V_{TB} = V_{TN0}$

- But, $V_{SB} \neq 0$ for $M_2, M_7 \notin M_8$:

$$V_{SB6} = V_{S6} - V_{B6}^{\Phi} = (V_{TN0} + V_{OV}) - \rightarrow + \Delta V \text{ compared to } V_{TN0}$$

$$V_{SB7} = V_{S7} - V_{B7}^{\Phi} = (V_{T2} + 2V_{OV}) \rightarrow + + \Delta V \text{ compared to } V_{TN0}$$

$$V_{SB2} = V_{S2} - V_{B2}^{\Phi} = V_{OV} \rightarrow \Delta V \text{ compared to } V_{TN0}$$

$$\text{Recall: } V_{\Phi} = V_{GS5} + V_{GS6} - V_{GS7} - V_{GS2}$$

$$= (V_{TN0} + V_{OV}) + (V_{T6} + 2V_{OV})$$

$$- (V_{T7} + V_{OV}) - (V_{T2} + V_{OV})$$

$$= \underbrace{(V_{TN0} - V_{T2})}_{<0} + \underbrace{(V_{T6} - V_{T7})}_{<0} + V_{OV} \quad \boxed{\therefore V_{\Phi} < V_{OV}}$$

Other problems with this circuit:

$V_{DS5} = V_{DS1} \therefore$ Current mismatch

$$I_1 = \frac{k_n'}{2} \left(\frac{w}{L} \right)_1 (V_{GS1} - V_{TN0})^2 (1 + \lambda V_{DS1})$$

$$I_5 = \frac{k_n'}{2} \left(\frac{w}{L} \right)_5 (V_{GS5} - V_{TN0})^2 (1 + \lambda V_{DS5}) = I_{REF} = I$$

$$\Rightarrow \frac{I_1}{I_5} = \frac{1 + \lambda V_{ov}}{1 + \lambda (V_{TN0} + V_{ov})} \approx (1 + \lambda V_{ov}) [1 - \lambda (V_{TN0} - V_{ov})]$$

$$\approx 1 - \lambda (V_{TN0} - 2 V_{ov}) \quad \leftarrow$$

- Would like $V_{DS5} = V_{DS1}$ for higher accuracy

Another issue is headroom requirement:


- At the drain of M_6 , $V_{D6} = 2V_T + 3V_{ov}$

Example: $V_{TN0} = 0.5V$; $V_{ov} = 0.1V$

$$\rightarrow V_{DD} > V_{D6} > 1.3V$$

For modern CMOS processes : $V_{DD} = 1.2V$ or $V_{DD} = 0.8V$

Solution: High-Swing Cascode Current Source



$$V_X = V_{ov} \text{ (desired)}$$

$$\therefore V_{B2} = V_T + 2V_{ov}$$

$$\text{Note: } V_{DS5} = V_{DS1} = V_X = V_{ov}$$

\therefore NO systematic error in
 I_{D1} versus I_{DS} .

But, $V_{D2} \neq V_{D6} = V_{GS5}$.

This is usually not a problem because I_0 does not vary much from $I_{D1} = I_{DS} = I$ as set by M_1 and M_5 . Why is this so?