


Large-signal performance of emitter-coupled pair:

KVL:

$$V_{i1} - V_{be1} + V_{ce2} - V_{i2} = 0$$

$$V_{be1} = V_T \ln \frac{I_{c1}}{I_{S1}}; \quad V_{ce2} = V_T \ln \frac{I_{c2}}{I_{S2}}$$

$$\therefore V_{i1} - V_{i2} - V_T \ln \frac{I_{c1}}{I_{c2}} = 0$$

$$\text{But, } V_{id} = V_{i1} - V_{i2}$$

$$\therefore V_{id} = V_T \ln \frac{I_{c1}}{I_{c2}} \neq \frac{I_{c1}}{I_{c2}} = e^{V_{id}/V_T} \quad (1)$$

$$\text{Neglect } R_{EE}: I_{EE} = I_{c1} + I_{c2}$$

$$= \frac{I_{c1} + I_{c2}}{\alpha} \quad (2)$$

$$\therefore \alpha I_{EE} = I_{c1} + I_{c2} = I_{c1} + I_{c1} e^{-V_{id}/V_T}$$

$$\Rightarrow I_{c1} = \frac{\alpha I_{EE}}{1 + e^{-V_{id}/V_T}} \quad \text{and} \quad I_{c2} = \frac{\alpha I_{EE}}{1 + e^{V_{id}/V_T}} \quad (3)$$

$$\text{Now, } V_{od} = V_{o1} - V_{o2} = (V_{CC} - I_{c1} R_C) - (V_{CC} - I_{c2} R_C) \\ = (I_{c2} - I_{c1}) R_C$$

$$= \alpha I_{EE} R_C \left[ \frac{1}{1 + e^{V_{id}/V_T}} - \frac{1}{1 + e^{-V_{id}/V_T}} \right]$$

Trick: multiply by:

$$= \alpha I_{EE} R_C \left[ \frac{e^{-V_{id}/2V_T}}{e^{-V_{id}/2V_T} + e^{V_{id}/2V_T}} - \frac{e^{V_{id}/2V_T}}{e^{V_{id}/2V_T} + e^{-V_{id}/2V_T}} \right]$$

$$= \alpha I_{EE} R_C \left[ \frac{e^{-V_{id}/2V_T} - e^{V_{id}/2V_T}}{e^{-V_{id}/2V_T} + e^{V_{id}/2V_T}} \right]$$


$$= \alpha I_{EE} R_C \frac{\sinh(-V_{id}/2V_T)}{\cosh(-V_{id}/2V_T)} = \boxed{\alpha I_{EE} R_C \tanh\left(\frac{-V_{id}}{2V_T}\right)}$$

$$\text{Note: } \sinh u = \frac{1}{2}(e^u - e^{-u}); \quad \cosh u = \frac{1}{2}(e^u + e^{-u}); \quad u = \frac{-V_{id}}{2V_T}$$

$$V_{od} = \alpha I_{EE} R_C \tanh\left(\frac{-V_{id}}{2V_T}\right)$$



$$\approx \alpha I_{EE} R_C \left[ -\frac{V_{id}}{2V_T} + \frac{1}{3}\left(\frac{-V_{id}}{2V_T}\right)^3 - \frac{2}{15}\left(\frac{-V_{id}}{2V_T}\right)^5 + \dots \right]$$

From Taylor series. Thus,  $V_{od}$  linear for small  $\frac{V_{id}}{2V_T}$ .




Only linear for  $-V_T < V_{id} < V_T$  (i.e.,  $|V_{id}| < 25\text{ mV}$ )

- Use emitter-degeneration to linearize the amp:



$$A_{dm} = \frac{-g_m R_C}{1 + g_m R_E} \approx -\frac{R_C}{R_E} \text{ for } g_m R_E \gg 1 \text{ (curve 2)}$$

Note:  $\frac{V_{id}}{2} = V_{be1} + V_{RE}$  ( $g_m R_E = \frac{I_C R_E}{V_T}$ )  
 $V_{be1} < V_T$  if  $V_{RE}$  is larger  $= \frac{V_{RE}}{V_T} \gg 1$




Low-voltage solution:


The solution above requires  $V_{RE}$  more headroom than this.

DM Half-circuit:

$$A_{dm} = \frac{-g_m R_C}{1 + g_m R_E}$$



# Large-signal Performance of NMOS source-coupled pair:



ASSUME: • M1 and M2 identical and operate in saturation

• neglect  $\lambda$  effects

• First, solve for  $V_{id} = V_{i1} - V_{i2}$ :

$$\text{KVL: } V_{i1} - V_{GS1} + V_{GS2} - V_{i2} = 0$$

$$V_{GS2} = V_T + \sqrt{\frac{2I_{D1}}{K_n' \left(\frac{W}{L}\right)}}; \quad V_{GS2} = V_T + \sqrt{\frac{2I_{D2}}{K_n' \left(\frac{W}{L}\right)}}$$

$$\therefore V_{i1} - V_{i2} = V_{id} = \frac{\sqrt{I_{D1}} - \sqrt{I_{D2}}}{\sqrt{\frac{K_n'}{2} \left(\frac{W}{L}\right)}} \quad (1)$$

But, KCL at common-source node (neglect  $R_{SS}$ ):

$$I_{D1} + I_{D2} = I_{SS} \quad (2)$$

$$\text{Thus, } V_{id} = \frac{\sqrt{I_{D1}} - \sqrt{I_{SS} - I_{D1}}}{\sqrt{\frac{K_n'}{2} \left(\frac{W}{L}\right)}} \quad (3)$$

Rearranging and using quadratic equation gives:

$$I_{D1} = \frac{I_{SS}}{2} \pm \frac{K_n'}{4} \left(\frac{W}{L}\right) V_{id} \sqrt{\frac{4I_{SS}}{K_n' \left(\frac{W}{L}\right)} - V_{id}^2}$$

But,  $I_{D1} > \frac{I_{SS}}{2}$  when  $V_{id} > 0$ . Hence, only + solution is sensible. Thus,

$$I_{D1} = \frac{I_{SS}}{2} + \frac{K_n'}{4} \left(\frac{W}{L}\right) V_{id} \sqrt{\frac{4I_{SS}}{K_n' \left(\frac{W}{L}\right)} - V_{id}^2}$$

$$\text{and } I_{D2} = \frac{I_{SS}}{2} - \frac{K_n'}{4} \left(\frac{W}{L}\right) V_{id} \sqrt{\frac{4I_{SS}}{K_n' \left(\frac{W}{L}\right)} - V_{id}^2}$$

• No triode operation by assumption no limitation on  $V_{id}$  is cutoff region of operation:


$$\text{M1 off when } I_{D2} = I_{SS}: \quad (1) \rightarrow |V_{id}| \leq \sqrt{\frac{2I_{SS}}{K_n' \left(\frac{W}{L}\right)}}$$

$$I_{D1} = \frac{I_{SS}}{2} \text{ when } V_{id} = 0$$

$$\rightarrow |V_{id}| \leq \sqrt{2} \underline{\underline{V_{OV}}}$$

Designer control w/o  $R_S$  degeneration!

• MOS Differential pair with current mirror load:



Question: Polarity of inputs?

• Count number of inversions from input(s) to output(s):

Note: Common-source stage is only basic inverting stage.


Input Vi1:  $\frac{V_{(D)}}{V_{(A)}} \equiv \frac{V_{(D)}}{V_{(C)}}$  inverting.

Even number = 2  $\therefore$  Vi1 is (+) input

Input Vi2:  $\frac{V_{(D)}}{V_{(B)}}$  is inverting. Odd number = 1

$\therefore$  Vi2 is (-) input

How does this stage operate? Consider DM inputs:



Signal ground for DM inputs


$$i_{d1} = g_{m1} \frac{V_{id}}{2} = g_m \frac{V_{id}}{2}$$

$$i_{d2} = g_m \frac{V_{id}}{2} \text{ (note: current direction opposite for negative sign)}$$

But, m3-m4 mirror  $i_{d1}$  into  $V_o$  node as shown.

$$\therefore V_o = (i_{d1} + i_{d2}) R_o$$

$\therefore$  Full DM gain is realized!  $= g_m R_o V_{id} \therefore \boxed{A_{dm} = g_m R_o}$



• Find Ro by inspection:

$$R_o = R_{o\uparrow} \parallel R_{o\downarrow}$$


$$R_{o\uparrow} = r_{o4}$$

$$R_{o\downarrow} \approx r_{o2} \left( 1 + \frac{g_{m2}}{g_{m1}} \right) \approx 2r_{o2}$$

This is wrong! Why?

- There is feedback in this circuit. Inspection method usually fails when there is feedback

• Let's find  $R_o$  using feedback:



$$i_4 = \frac{U_{test}}{r_{o4}}$$

$$i_2 \approx \frac{U_{test}}{2r_{o2}}$$



But,  $i_2$  is mirrored to the output node as shown.  $i_{2m} = i_2 = \frac{U_{test}}{2r_{o2}}$

$$\therefore i_{test} = U_{test} \left( \frac{1}{r_{o4}} + \frac{1}{2r_{o2}} + \frac{1}{2r_{o2}} \right) = U_{test} \left( \frac{1}{r_{o4}} + \frac{1}{r_{o2}} \right)$$

$$\therefore g_{out} = g_{o2} + g_{o4}$$

Correct answer but understand where it came from.

• Common-mode Performance:



$$V_{ic(max)} = CMR^+ (m1 \text{ triode})$$

$$V_{DD} - V_{SG3} - V_{OV1} + V_{DS1} = V_{ic(max)}$$


$$V_{ic(max)} = V_{DD} - V_{OV} \quad (\text{Equal } |V_T| \text{ and equal } V_{OV})$$

$$V_{ic(min)} = CMR^- (m5 \text{ triode})$$

$$V_{ic(min)} - V_{DS1} - V_{OV} - V_{SS} = 0$$


$$V_{ic(min)} = V_{SS} + V_T + 2V_{OV}$$

Note: NMOS pair  $CMR^+$  close to  $V_{DD}$  (e.g.,  $V_{DD} - 0.1V$ )  
 but  $CMR^-$  not close to  $V_{SS}$  (e.g.,  $V_{SS} + 0.7V$ )  
 PMOS pair has opposite CM Range performance.  
 2.4V



- When full CM Range is required, use PMOS and NMOS pairs in parallel. Tricky designs!

Common-mode gain analysis:





• Assume matched pairs

$\therefore I_{D1} = I_{D2} = I_{SS}/2$

Key observation:

$I_{D1} = I_{D2} \therefore V_{SD3} = V_{SD4}$

Thus, we can analyze by shorting as shown below:



This is just a degenerated CS Amp.

By inspection: (neglect  $R_{o1}$  which is large compared to diode-connected  $m_3$  and  $m_4$ ):

$$G_m = \frac{g_{m1} + g_{m2}}{1 + (g_{m1} + g_{m2})r_{o5}} = \frac{2g_{m1}}{1 + 2g_{m1}r_{o5}}$$


$$A_{cm} = G_m R_o \approx \frac{2g_{m1}}{1 + 2g_{m1}r_{o5}} \cdot \frac{1}{g_{m3} + g_{o3} + g_{m4} + g_{o4}}$$

$$\approx \frac{21}{1 + 2g_{m1}r_{o5}} \approx \frac{1}{2g_{m1}r_{o5}} \quad \left( \text{For } g_{m1} = g_{m3}, \right. \\ \left. 2g_{m1}r_{o5} \gg 1, \text{ etc} \right)$$


AMPAD™

• Input offset Voltage

- Pairs of devices are mismatched due to process variations as we saw before with capacitors: Effect - outputs railed in open loop




How to model - input-referred so as to be able to compare to the size of the input signal.



In BJT:  
 $I_{os} = I_{B1} - I_{B2}$   
 In MOS:  
 $I_{os} = 0$

⊗  $V_{os}$  = Voltage needed in the configuration above to set  $V_o = 0$  (or  $V_{DD}/2$  as appropriate)

Vos Problems: consider Miller Integrator



Negative Feedback.


$$\therefore V^- = V^+ = V_{os}$$

$$I = \frac{V_{os}}{R}$$

• Initial condition: Assume  $V_C = 0$


$$\therefore V_O = V_{os}$$

$$V_O = V_{os} + \frac{1}{C} \int_0^t I dt = V_{os} + \frac{V_{os} t}{RC}$$



$V_O$  will rail at  $V_{DD}$  over time.

One solution: (Add feedback resistor)



$$V_O = V_{os} \left(1 + \frac{R_F}{R}\right)$$

So output does not rail due to  $V_{os}$ .



But,  $R_F$  large so that  $C$  dominates (i.e., integrator)

So large DC offset at output.

• Precision circuits use offset cancellation techniques.



# Vos of mismatched Nmos Differential Pair:



- Actual opamp with device mismatches  
 $V_{os}$  arises due to mismatches in devices:
  - $M_1 \neq M_2$  — ( $W/L$ ) and  $V_t$  variations (neglect  $k'$  and  $\lambda$  variations)
  - $R_{D1}$  and  $R_{D2}$  mismatches
- Ideal  $\equiv$  no mismatches  
 But input equivalent  $V_{os}$

• Definition:  $V_{id} = V_{os}$  causes  $V_{od} = 0$

KVL:  $V_{os} - V_{GS1} + V_{GS2} = 0$

$$V_{os} = \left( V_{t1} + \sqrt{\frac{2I_{D1}}{k'(W/L)_1}} \right) - \left( V_{t2} + \sqrt{\frac{2I_{D2}}{k'(W/L)_2}} \right)$$

$$= (V_{t1} - V_{t2}) + \left( \sqrt{\frac{2I_{D1}}{k'(W/L)_1}} - \sqrt{\frac{2I_{D2}}{k'(W/L)_2}} \right) \quad \text{①}$$

• Define average and difference quantities as before:

$$= \Delta V_t + \sqrt{\frac{2(I_D + \Delta I_D)}{k'[(W/L) + \frac{\Delta(W/L)}{2}]}} - \sqrt{\frac{2(I_D - \Delta I_D)}{k'[(W/L) - \frac{\Delta(W/L)}{2}]}}$$

Also use  $V_{od} = 0$

$\rightarrow I_{D1} R_{D1} = I_{D2} R_{D2} \quad \therefore \frac{\Delta I_D}{I_D} = -\frac{\Delta R_D}{R_D}$

$$V_{os} = \Delta V_t + \frac{1}{2} (V_{GS} - V_t) \left\{ -\frac{\Delta R_D}{R_D} - \frac{\Delta(W/L)}{(W/L)} \right\}$$

AMPAD™