


• Dominant Pole Estimation by inspection:



Two-stage Example:

- Cascade of CS and CD Stages

- i) Short large coupling and bypass caps (none):
- ii) Identify all contributing transistor caps

M1: C_{gd1} - yes (A & B)

C_{gs1} - yes (A)

C_{gb1} - yes (A)

C_{db1} - yes (B)

C_{sb1} - No, shorted

M2: C_{gd2} - yes (B)


C_{gs2} - yes (B & C)

C_{gb2} - yes (B)

C_{db2} - No, shorted

C_{sb2} - yes (C)

- iii) Identify total capacitance to ground at (A):



Miller Effect:

$$C_{M1} = C_{gd1} (1 - A_{vo})$$

$$= C_{gd1} \left(1 + \frac{g_{m1}}{g_{ds1} + g_{d1}} \right)$$

$$C_X = C_{gd1} \left(1 - \frac{1}{A_{vo}} \right)$$

$$\approx C_{gd1}$$


Miller Effect on C_{gd1}

• Driving Point Resistance

Replace $(C_{gs1} + C_{gb1} + C_{M1})$


by V_{test} . By Inspection,

$$R_A = R_S$$



$$\therefore \boxed{R_A = R_S (C_{gs1} + C_{gb1} + C_{M1})}$$

• Now, move to (B) but Miller Effect on C_{gs2} :



Miller Effect:

$$C_{m2} = C_{gs2} (1 - A_{vO})$$

$$= C_{gs2} \left(1 - \frac{g_{m2}}{g_{m2} + g_{mb2} + g_{ds2} + g_{s2}} \right)$$

$$= C_{gs2} \left(\frac{g_{mb2} + g_{ds2} + g_{s2}}{g_{m2} + g_{mb2} + g_{ds2} + g_{s2}} \right)$$


• C_{gs2} is bootstrapped so its effect at (B) is reduced.

$$C_{x2} = C_{gs2} \left(1 - \frac{1}{A_{vO}} \right)$$

$$= -C_{gs2} \left(\frac{g_{mb2} + g_{ds2} + g_{s2}}{g_m} \right)$$

• Negative capacitance

Miller Effect on C_{gs2}



Driving point resistance at (B): added at (C),

$$R_B = R_{D1} \parallel r_{ds1} = \frac{1}{g_{D1} + g_{ds1}} \quad (\text{Replace parallel caps with } V_{test})$$

$$\therefore \tau_B = \frac{C_{db1} + C_{x1} + C_{m2}}{g_{d1} + g_{ds1}}$$

Driving point resistance at (C): (By inspection)

$$R_C = \frac{1}{g_{m2} + g_{mb2} + g_{ds2} + g_{s2}} \quad (\text{Replace parallel caps with } V_{test})$$


$$\therefore \tau_C = \frac{C_{x2} + C_L}{g_{m2} + g_{mb2} + g_{ds2} + g_{s2}}$$

• Dominant pole $\Rightarrow \omega_{-3dB} = \frac{1}{b_1} = \frac{1}{\tau_C} = \frac{1}{\tau_A + \tau_B + \tau_C}$

Let's move on to active loads:

- Motivations:
- 1) Passive R loads are costly in terms of chip area
 - 2) Passive R loads are a fundamental limit to achievable gain.

Consider a simple CE stage with R load:



$$I_c = \frac{V_{cc}}{2R}$$

(neglect r_o ; i.e., assume $V_A \rightarrow \infty$)


$$A_v = -g_m R = -\frac{I_c R}{V_T} = \boxed{-\frac{V_{DD}}{2V_T}}$$

Gain limited by V_{DD} .

Example: $V_{DD} = 5V$; $A_v = \frac{-5}{50mV} = \boxed{-100 V/V}$

Also, as time marches on, V_{DD} is generally being reduced due to scaling effects


Recall best-case gain = open-circuit voltage gain



$$A_v = -g_m r_o = \frac{-I}{V_T} \cdot \frac{V_A}{V_T} = \boxed{\frac{-V_A}{V_T}} \quad V_A \gg V_{cc}$$



The purpose of an active load is to approximate as closely as possible an ideal current source.

Typical Limitations: i) Norton resistance $\ll \infty$
 ii) Output voltage swing limits.
Consider several types: (MOS CS stages)




$$A_v = -\frac{g_m}{g_{ds} + g} \quad (\text{For } M1 \text{ in Saturation})$$

Recall: Load-line Construction



\Rightarrow Large area (cost) and low gain but maximum V_o swing from $V_{dsat} = (V_{ds} - V_t)$ to V_{DD} .

(B) NMOS "diode" load:



By inspection:



$$A_v = -\frac{g_{m1}}{g_{m2} + g_{mb2} + g_{ds2} + g_{ds1}}$$

$$\approx -\frac{g_{m1}}{g_{m2}} \frac{1}{(1 + \eta)}$$

$$\approx -\frac{\sqrt{(W/L)_1}}{\sqrt{(W/L)_2}} \frac{1}{(1 + \eta)}$$

low-gain but well controlled because of (W/L) ratio.

ARTEAD




Output Voltage Swing: $V_o(\text{max}) = V_{DD} - V_{T2}$

$$V_o(\text{min}) = V_{\text{dsat}_1} = (V_{GS} - V_{T0})_1$$

V_{T2} with Body effect

(c) NMOS depletion load:



Depletion device $\Rightarrow V_{T02} < 0$ (typically $-\frac{1}{3} V_{in}$ did days)
Idea: Approximate constant I_{D2}



Current source - $I_{D2} = \frac{K_n}{2} \left(\frac{W}{L}\right)_2 (V_{T2})^2$

With $V_{GS2} = 0$

Again, by inspection:

$$A_v = - \frac{g_{m1}}{g_{mb2} + g_{ds2} + g_{ds1}} \approx - \frac{g_{m1}}{g_{mb2}}$$

Now consider load line:



Saturation for m2:

$$V_{ds} \geq V_{gs} - |V_{T2}| \Rightarrow V_o \leq V_{DD} - |V_{T2}|$$

\therefore Hence, $V_o(\text{max}) = V_{DD} - |V_{T2}|$

$$V_o(\text{min}) = V_{\text{dsat}_1}$$



Perhaps 3x more gain than diode load but limited output voltage swing range (Poor linearity)

ANAPAD

Consider NMOS diode-connected device:




$g_s = g_m + g_{mb} + g_{ds}$
 "Diode" is not symmetric



$\Rightarrow |g_d = g_m + g_{ds}|$

"AHEAD"

(D) PMOS diode load:



Based on the analysis above:

$a_v = \frac{-g_{m1}}{g_{m2} + g_{ds2} + g_{ds1}}$

$\approx -\frac{g_{m1}}{g_{m2}}$



$= -\frac{\sqrt{2K_n'(W/L)_1 I_D}}{\sqrt{2K_p'(W/L)_2 I_D}}$

$= -\sqrt{\frac{K_n'}{K_p'} \left(\frac{W_1}{W_2}\right) \left(\frac{L_2}{L_1}\right)}$

K_p ratio usually $\approx 2-3$

Note: Diode connected device operates in two regions only: cutoff or saturation


Now, consider load line:



M2 cutoff: $(V_{sg} - |V_{t2}|) = 0$

$V_{sg} = |V_{t2}| = V_{DD} - V_o(\max) \Rightarrow V_o(\max) = V_{DD} - |V_{t2}|$
 $V_o(\min) = V_{dsat1}$


(E) PMOS Current source load:



By inspection:

$$a_v = - \frac{g_{m1}}{g_{ds1} + g_{ds2}} \quad (\text{Very high gain})$$



(F) NMOS current source load:



By inspection:

$$a_v = - \frac{g_{m2}}{g_{ds1} + g_{ds2}} \quad (\text{Slightly less gain than above for same } I \text{ because } k_p < k_n)$$

Back to PMOS Current Source Load line:



m2 in Saturation:

$$V_{DS2} \geq (V_{GS2} - |V_{T2}|)$$

$$(V_{DD} - V_O) \geq (V_{DD} - V_{B2} - |V_{T2}|)$$

$$\Rightarrow V_O \leq V_{B2} + |V_{T2}|$$


∴ $V_O(\text{max}) = V_{DD} - V_{DSAT2}$

$V_O(\text{min}) = V_{DSAT1}$

∴ highest gain and output swing range

Example: $V_{DD} = 5V$
 $V_{T2} = -0.5V$
 $V_{B2} = 4.3V$
 $V_O(\text{max}) = V_{B2} + |V_{T2}|$
 $= 4.3V + 0.5V$
 $= 4.8V$

Simple NMOS Current Source:



$$I_{REF} = \frac{K_n'}{2} \left(\frac{W}{L}\right)_1 (V_{GS} - V_T)^2 \Rightarrow V_{GS} = V_T + \sqrt{\frac{2 I_{REF}}{K_n' (W/L)_1}}$$

$$\begin{aligned} \therefore I_2 &= \frac{K_n'}{2} \left(\frac{W}{L}\right)_2 (V_{GS} - V_T)^2 \\ &= \frac{K_n'}{2} \left(\frac{W}{L}\right)_2 \left[\left(V_T + \sqrt{\frac{2 I_{REF}}{K_n' (W/L)_1}} \right) - V_T \right]^2 \\ &= \frac{K_n'}{2} \left(\frac{W}{L}\right)_2 \left[\frac{2 I_{REF}}{K_n' (W/L)_1} \right] \end{aligned}$$


$$= \frac{(W/L)_2}{(W/L)_1} I_{REF} \quad \leftarrow I_2$$

Note: Usually use same L's for all related current source devices.

How accurate?

$$I_{REF} = \frac{K_n'}{2} \left(\frac{W}{L}\right)_1 (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

But $V_{DS} = V_{GS}$



$I_{D2} \neq I_{REF}$ unless $(W/L)_1 = (W/L)_2$ and $V_{D2} = V_{DS1} = V_{GS}$