



- Current sources for DC biasing and active loads:

Consider a BJT Emitter Follower:



How to generate bias voltage V_{B2} ?

One possibility: Resistive Divider



- Ignore I_{B2} for now.

$$V_{B2} = \frac{R_2}{R_1 + R_2} V_{cc}$$

But, with resistor variations, V_{B2} may vary from ideal desired value. I_2 is very sensitive to V_{B2} . How much for 10x variation?

$$10 I_2 = I_s e^{V_{BE2}/V_T}; \quad I_2 = 10 e^{V_{BE1}/V_T}$$


$$\therefore (V_{BE2} - V_{BE1}) = \Delta V_{BE} = V_T \ln(10) = \boxed{60 \text{ mV}}$$

\therefore 10x current error for every 60 mV of V_{B2} error!

- V_{B2} is a precision voltage \therefore This is a bad design!!

- Basic principle of precision design = Replication
Use same (i.e., ideally identical) device types.


- Exploit very good matching accuracy on I_s s
So, use an npn identical to Q_2 to generate V_{B2} :



Simple npn current mirror is difficult so one I_{REF} per chip.

Note: Ideally, I_{REF} should be accurate and insensitive to Process, voltage and temperature (i.e., PVT) variations. This

(A) Consider a simple NMOS current mirror:



I-V Bias generator

V-I output current stage

- Let's assume M_1 and M_2 are identical in size and device parameters:
- M_1 is diode connected

so that $V_{DS1} = V_{GS1}$

- Also, resistance seen by I source is low as desired:

$$R_i = \frac{1}{g_{m1} + g_{o1}} \approx \frac{1}{g_{m1}}$$

- Neglect channel-length modulation for now:

$$I = \frac{k_n'}{2} \left(\frac{W}{L}\right)_1 (V_{GS1} - V_T)^2$$

$$\therefore V_{GS1} = \sqrt{\frac{2I}{k_n' (W/L)_1}} + V_T$$

$$\text{Hence, } I_2 = \frac{k_n'}{2} \left(\frac{W}{L}\right)_2 (V_{GS1} - V_T)^2$$

$$= \frac{k_n'}{2} \left(\frac{W}{L}\right)_2 \left[\sqrt{\frac{2I}{k_n' (W/L)_1}} + V_T - V_T \right]^2 = \boxed{\frac{(W/L)_2}{(W/L)_1} I}$$

- M_1 always in sat if on:
 $V_{DS} \geq (V_{GS} - V_T)$

But $V_{DS} = V_{GS}$

$V_{DS} \geq V_{GS} - V_T$ always true

- Usually design for equal L values
(not minimum for analog applications)

Consider some sources of error:


(i) Channel-length modulation (identical devices):

$$I_1 = I = \frac{k'}{2} \left(\frac{W}{L}\right) (V_{GS} - V_T)^2 (1 + \lambda V_{GS1})$$

$$= \frac{k'}{2} \left(\frac{W}{L}\right) (V_{GS} - V_T)^2 (1 + \lambda V_{GS})$$

$$I_2 = \frac{k'}{2} \left(\frac{W}{L}\right) (V_{GS} - V_T)^2 (1 + \lambda V_O)$$

for $V_O \geq (V_{GS} - V_T)$



$I_2 \neq I$ for $V_O \neq V_{GS}$
→ DC current offset

(ii) Consider device parameter mismatches:

$$I_2 = \frac{k_2'}{2} \left(\frac{W_2}{L_2}\right) (V_{GS} - V_{T2})^2 (1 + \lambda_2 V_0)$$




$$I = I_1 = \frac{k_1'}{2} \left(\frac{W_1}{L_1}\right) (V_{GS} - V_{T1})^2 (1 + \lambda_1 V_{GS})$$

$$\therefore \frac{I_2}{I_1} = \frac{k_2'}{k_1'} \left(\frac{W_2}{W_1}\right) \left(\frac{L_1}{L_2}\right) \frac{(V_{GS} - V_{T2})^2 (1 + \lambda_2 V_0)}{(V_{GS} - V_{T1})^2 (1 + \lambda_1 V_{GS})}$$

- See 3.5.6.6 - 3.5.6.7 in GM for perturbation analysis
- Make $M_1 \frac{1}{2} M_2$ identical; $W_1 = W_2, L_1 = L_2, \text{ etc.}$

• an aside on device matching in IC's:

• Suppose we want to match two (square) capacitors:



• minimum spacing set by layout rules


• Two major effects on matching accuracy:

(i) edge effects - Due to finite wavelength effects, etching variations, etc. some average edge uncertainty, σ_L , which is constant and $\neq f(L)$

(ii) Global variations (linear) across wafer; e.g. oxide thickness variation as L increases, the difference between Tox_1 (ave) and Tox_2 (ave) increases.

ADVANCED

So, considering edge effects and CMOS process gradients, the mismatch between ideally matched pairs looks like this:




L_{opt} is Foundry and technology dependent
 by usually L_{opt} is about $20\mu m$.

Suggested Reading:


- M. Pelgrom, et al., "Matching Properties of mos Transistors," IEEE J. Solid-state circuits, May 1989. (Classic Paper)

• Scaled current copies are easy in CMOS:



- (B) Consider NMOS Widlar current sources
- (i) For generating small DC bias currents
 - (ii) For supply-independent DC bias
 - (iii) For process-tracking opamp frequency compensation of opamps (Later)

(i) Most Common Widlar Configuration:



• One advantage of this topology is increased R_{out} (i.e., it is a "better" current source than the simple one:

$$R_{out} \approx \underbrace{g_{m2} R_2 r_{o2}}_{\text{improvement factor}}$$


KVL $\Rightarrow \sqrt{I_0} = \frac{\sqrt{\frac{2}{k'(W/L)_2 + 4R_2 V_{ov1}}}}{2R_2} - \sqrt{\frac{2}{k'(W/L)_1}}$

(4.197)
6M

Where $V_{ov1} = (V_{GS} - V_{T1}) = V_{dsat1}$

- One disadvantage is back-gate effect on M_2 which is ignored in equation above

(ii) Alternative Widlar Configuration:




• Advantage: no backgate effect on M_2

• Disadvantage: $R_{out} = r_{o2}$

KVL: $V_{GS1} - I_1 R_1 - V_{GS2} = 0$

$$\therefore \sqrt{I_0} = \sqrt{\frac{k'(W/L)_2}{2}} \left[\sqrt{\frac{2I_1}{k'(W/L)_1}} - I_1 R_1 \right]$$

(C) (i) npn simple current mirror:



$V_{CE1} = V_{BE1}$
 \therefore F.A.R.

- Q2 in F.A.R. for $V_O \geq V_{SAT2} \approx 0.2V$
- $I_{C1} \approx I_{S1} e^{V_{BE1}/V_T}$
- $\therefore V_{BE} = V_T \ln\left(\frac{I_{C1}}{I_{S1}}\right)$
- But, $I_{C1} \neq I_{REF}$ due to base current errors

$I-V$ bias generator $V-I$ output stage

KCL at ①: $I_{REF} = I_{C1} + I_{B1} + I_{B2}$


Assume Q1 and Q2 are identical $\Rightarrow I_O = I_{C1}$

$\therefore I_{REF} = I_{C1} + \frac{I_{C1}}{\beta_0} + \frac{I_{C1}}{\beta_0} = I_{C1} \left(1 + \frac{2}{\beta}\right)$

$\therefore I_{C1} = \frac{I_{REF}}{1 + \frac{2}{\beta}}$

← Few % error in simple npn mirror

(ii) Consider multiple scaled outputs:




KCL at ①: $I_{REF} = I_{C1} + I_{B1} + I_{B2} + I_{B3} + \dots + I_{BN}$
 $= I_{C1} + \frac{I_{C1}}{\beta} + \frac{I_{C1}}{\beta} + \dots + \frac{I_{C1}}{\beta}$
 $= I_{C1} \left(1 + \frac{N}{\beta}\right)$

$\therefore I_{C1} = \left(\frac{I_{REF}}{1 + N/\beta}\right)$ ← can be large if N is large.

ANAND

(D) npn current mirror with Beta helper:

Idea: Take advantage of current gain of BJT to make $I_{C1} \approx I_{REF}$



- Again, Q2 in F.A.R. for $V_O > V_{SAT}$
- Now, $V_{CE1} = V_{BE1} + V_{BE3}$ so Q1 also F.A.R.
- Assume $I_2 = I_{C1}$ ($\frac{Q_1}{Q_2}$)

KCL at ①: $I_{REF} = I_{C1} + I_{B3}$


$$= I_{C1} + \frac{I_{E3}}{\beta_3 + 1}$$

$$= I_{C1} + \frac{(I_{B1} + I_{B2})}{(\beta_3 + 1)}$$

$$= I_{C1} + \frac{2I_{C1}}{\beta_1(\beta_3 + 1)}$$

∴ $I_{C1} = \frac{I_{REF}}{1 + \frac{2}{\beta_1(\beta_3 + 1)}} \approx \frac{I_{REF}}{1 + \frac{2}{\beta_2}}$ Very small error


But, be careful because β is not constant vs I (Fig. 1.15 SM):




AVENUE

- Supply- and Temperature- independent Biasing:
 - As battery voltage or supply voltage changes.
 - Amplifier gain changes
 - Power consumption changes
 - Amplifier bandwidth changes
 - Oscillator frequency changes
 - Similar issues as temperature changes
 - Short-term supply voltage variations
 - Power supply digital switching noise can couple into precision analog circuits.


Typical mixed-signal system:



Digital Gate:




Result: Power Supply noise may be 100mV or more



• General Sensitivity function:

$$S_x^y = \frac{x}{y} \frac{\partial y}{\partial x} \equiv \text{Sensitivity of variable } y \text{ w.r.t. variable } x:$$

• Consider simple current source:



• Neglect base currents
 • Q_1 identical to Q_2
 $\therefore I_{REF} = I_{C1} = I_O = \frac{V_{CC} - V_{BE}}{R}$
 Further, assume $V_{CC} \gg V_{BE}$
 ($\approx 5V$) ($\approx 0.7V$)

$$I_O \approx \frac{V_{CC}}{R}$$


$$\therefore S_R^{I_O} = \frac{R}{I_O} \frac{\partial I_O}{\partial R} = \frac{R}{I_O} \left(-\frac{V_{CC}}{R^2} \right) = \underline{\underline{-1}}$$

This means a 20% increase in R, for example, gives a -20% change in I_O \rightarrow Bad sensitivity!!

Also, $S_{V_{CC}}^{I_O} = \frac{V_{CC}}{I_O} \frac{\partial I_O}{\partial V_{CC}} = \frac{V_{CC}}{I_O} \left(\frac{1}{R} \right) = \underline{\underline{+1}}$

\therefore Very bad supply sensitivity.

• Consider Sensitivity of Widlar Current source:



KVL: $V_{BE1} - V_{BE2} = I_O R_2$
 $\therefore V_T \ln \frac{I_{C1}}{I_S} - V_T \ln \frac{I_O}{I_S} = I_O R_2$
 $V_T \ln \frac{I_{C1}}{I_O} = I_O R_2$
 But $I_{C1} = I_{REF}$ (neglect base currents)
 So, $V_T \ln \frac{I_{REF}}{I_O} = I_O R_2$

$$V_T [\ln I_{REF} - \ln I_0] = I_0 R_2$$

Now, take derivative with respect to V_{CC} :

$$V_T \left[\frac{1}{I_{REF}} \frac{\partial I_{REF}}{\partial V_{CC}} - \frac{1}{I_0} \frac{\partial I_0}{\partial V_{CC}} \right] = R_2 \frac{\partial I_0}{\partial V_{CC}}$$

$$\Rightarrow \frac{\partial I_0}{\partial V_{CC}} = \frac{V_T \frac{\partial I_{REF}}{\partial V_{CC}}}{R_2 + \frac{V_T}{I_0}}$$

$$\begin{aligned} \therefore S_{V_{CC}}^{I_0} &= \frac{V_{CC}}{I_0} \frac{\partial I_0}{\partial V_{CC}} \\ &= \frac{V_T \left[\frac{V_{CC}}{I_{REF}} \frac{\partial I_{REF}}{\partial V_{CC}} \right]}{V_T + I_0 R_2} \end{aligned}$$

Note: $S_{V_{CC}}^{I_{REF}} = +1$ (From previous page assuming $I_0 = I_{REF}$)

Finally, $S_{V_{CC}}^{I_0} = \frac{1}{1 + \frac{I_0 R_2}{V_T}}$

Example: $I_0 R_2 = V_{BE1} - V_{BE2} = \Delta V_{BE} = 200mV$

$$\therefore S_{V_{CC}}^{I_0} = \frac{1}{1 + \frac{200mV}{25mV}} = \underline{\underline{\frac{1}{9}}}$$

• Much better than simple current mirror !!
 How can we do better? Use another voltage rather than V_{CC} to generate I_0 :

- V_{BE} - Base-Emitter Voltage
- Zener Diode Voltage
- V_T - MOS threshold
- $V_T - kT/q$
- Silicon Bandgap Voltage

AMERIT