

3. In the two CMOS amplifier circuits shown in Fig. PS12.3(a) and Fig. PS12.3(b), assume $V_{in} = 0.7V$, $V_{tp} = -0.8V$, $\mu_n C_{ox} = 134.2\mu A/V^2$, $\mu_p C_{ox} = \mu_n C_{ox}/3.5$, $\lambda_n = 0.1V^{-1}$, $\lambda_p = 0.2V^{-1}$. You can neglect body effect in this problem.

(a) In the circuit of Fig. PS12.3(a), $(W/L)_{1-3} = 50\mu m/0.5\mu m$, $I_{D1} = I_{D2} = I_{D3} = 0.5$ mA, and $R_{S1} = R_F = R_{D2} = 3k\Omega$. Determine the input DC bias voltage V_{b1} required to establish the above currents, and then calculate the closed-loop voltage gain and output resistance.

(b) The circuit in Fig. PS12.3(a) can be modified as shown in Fig. PS12.3(b), where a source follower, M_4 , is inserted in the feedback loop. Note that M_1 and M_4 can also be viewed as a differential pair. Assume $(W/L)_{1-4} = 50\mu m/0.5\mu m$, $I_{D1} = I_{D2} = I_{D3} = I_{D4} = 0.5$ mA, $R_{S1} = R_F = R_{D2} = 3k\Omega$, and $V_{b2} = 1.5V$. Calculate the closed-loop voltage gain and output resistance. Compare the results with those obtained in part (a).




Fig. PS12.3 (a)




Fig. PS12.3 (b)