

Get size of M_6 :

$$I_{D7} = I_{D6}$$

Saturated M_7 : $I_{D7} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_7 (V_{GS7} - V_{t1})^2$

Linear M_6 : $I_{D6} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_6 \left[2(V_{GS6} - V_{t1})V_{DS6} - V_{DS6}^2 \right]$


$$\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_7 (V_{OV})^2 = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_6 \left[2(2V_{OV})^2 V_{OV} - (2V_{OV})^2 \right]$$

$$\left(\frac{W}{L}\right)_7 = 3 \left(\frac{W}{L}\right)_6$$


$$\left(\frac{W}{L}\right)_6 = \frac{1}{3} \left(\frac{W}{L}\right)_7 \quad \text{if all other } \frac{W}{L}'s = \left(\frac{W}{L}\right)_7$$

Allows $V_{DS3} = V_{DS1} \therefore I_0 = I_{ref}$!

But Problem: We're using too much voltage to do this!



Too much voltage? Can fix as follows:



$$I_{D7} = I_{D3}$$

$$\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_7 (2V_{OV})^2 = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_3 (V_{OV})^2$$

$$\therefore \left(\frac{W}{L}\right)_7 = \frac{1}{4} \left(\frac{W}{L}\right)_3 = \frac{1}{4} \left(\frac{W}{L}\right)_{ref}$$

↑
rest of the transistors

Note: Still must worry about Body effect!
↳ design conservatively...
↳ Make $V_{DS7} > V_{t1} + 2V_{OV}$

Current Source Matching Considerations

In MOS, we often use matched current sources:
 $I_{O1} = I_{O2} \rightarrow I_{O1} = I_{O2}$

$$I_{O1} = I_{O1} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_1 (V_{gs1} - V_{t1})^2$$

$$I_{O2} = I_{O2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_2 (V_{gs1} - V_{t2})^2$$

These won't be perfectly matched if $(W/L)_1 \neq (W/L)_2$ & $V_{t1} \neq V_{t2}$

will always have this due to finite fabrication tolerances.

How do we quantify the degree of mismatch in I_{O1} & I_{O2} between current sources? \rightarrow want $\frac{\Delta I_D}{I_D}$

Define average & mismatch quantities

<u>Average</u>	<u>Mismatch</u>
$I_D = \frac{1}{2} [I_{D1} + I_{D2}]$	$\Delta I_D = I_{D1} - I_{D2}$
$\frac{W}{L} = \frac{1}{2} \left[\left(\frac{W}{L}\right)_1 + \left(\frac{W}{L}\right)_2 \right]$	$\Delta \left(\frac{W}{L}\right) = \left(\frac{W}{L}\right)_1 - \left(\frac{W}{L}\right)_2$
$V_t = \frac{1}{2} [V_{t1} + V_{t2}]$	$\Delta V_t = V_{t1} - V_{t2}$

$\frac{\Delta I_D}{I_D} \triangleq$ fractional current mismatch

$\frac{\Delta(W/L)}{(W/L)} \triangleq$ fractional (W/L) mismatch

$\frac{\Delta V_t}{V_t} \triangleq$ " " V_t "

Rearrange:

$$I_{D1} = I_D + \frac{\Delta I_D}{2}$$

$$I_{D2} = I_D - \frac{\Delta I_D}{2}$$

$$\left(\frac{W}{L}\right)_1 = \left(\frac{W}{L}\right) + \frac{\Delta(W/L)}{2}$$

$$\left(\frac{W}{L}\right)_2 = \left(\frac{W}{L}\right) - \frac{\Delta(W/L)}{2}$$

$$V_{t1} = V_t + \frac{\Delta V_t}{2}$$

$$V_{t2} = V_t - \frac{\Delta V_t}{2}$$

$\rightarrow *$

Plug these into the current equation:

$$I_{D1} = I_D + \frac{\Delta I_D}{2} \left(\frac{W}{L}\right)_1$$

$$= \frac{1}{2} \mu_n C_{ox} \left[\left(\frac{W}{L}\right) + \frac{\Delta(W/L)}{2} \right] \left[V_{GS} - V_t - \frac{\Delta V_t}{2} \right]^2$$

$$= \frac{1}{2} \mu_n C_{ox} \left[(W/L) + \frac{\Delta(W/L)}{2} \right] \left[V_{OV} - 2V_{OV} \frac{\Delta V_t}{2} + \frac{(\Delta V_t)^2}{4} \right]$$

$$= \frac{1}{2} \mu_n C_{ox} \left[(W/L) V_{OV}^2 + \frac{\Delta(W/L)}{2} V_{OV}^2 - (W/L) V_{OV} \Delta V_t - \frac{\Delta(W/L)}{2} V_{OV} \Delta V_t \right]$$

$$= \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) V_{OV}^2 + \frac{1}{2} \mu_n C_{ox} V_{OV}^2 \left[\frac{\Delta(W/L)}{2} - \frac{(W/L)}{V_{OV}} \Delta V_t \right]$$

I_D I_D factor out $(\frac{W}{L})$


$$\frac{\Delta I_D}{2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) V_{OV}^2 \left[\frac{1}{2} \frac{\Delta(W/L)}{(W/L)} - \frac{\Delta V_t}{V_{OV}} \right]$$

$$\therefore \frac{\Delta I_D}{I_D} = \frac{\Delta(W/L)}{(W/L)} - \frac{\Delta V_t}{(V_{OV}/2)}$$

this could be (-), so this doesn't necessarily help!

Fractional Current Mismatch Geometry Based Component ↑ Independent of Bias Pt. Increases as V_{OV} ↓ Today: $V_{OV} \uparrow \rightarrow V_{OV} \downarrow$ Freed new Xista generation, must make $(\frac{W}{L}) \rightarrow$

For analog ctrs, when $V_{OV} \rightarrow V_{OV} \rightarrow$ must make $(\frac{W}{L}) \uparrow$ to counteract \rightarrow this means analog ctrs. generally don't get smaller as gates get shorter



\Rightarrow analog ctrs. benefit much less from scaling