


**Lecture 25: Feedback Configurations**

- Announcements:
- Design Project Checkpoint:
  - ↳ Due Monday, April 23, 11:59 p.m.
  - ↳ Send to your TA a spice file for your op amp design that simulates correctly, i.e., that reaches a stable bias point where all transistors are saturated (or linear if an MOS resistor)
  - ↳ It doesn't need to meet the project specs, but it should simulate correctly
- Lecture Topics:
  - ↳ Nulling the RHP Zero (revisit w/ practical implementation)
  - ↳ Power Supply Rejection Ratio (PSRR) - finish w/ an example
  - ↳ Advantages of Feedback (revisited)
  - ↳ Feedback Configurations
  - ↳ Effect of FB on  $Z_i$  and  $Z_o$

-----  
• Last Time:


**Nulling Resistor in Series w/  $C_c$**



**Actual Implementation**


⇒ resistor are too big! → ∴ implement using a much smaller MOS resistor!

MOS Resistor: just an MOS transistor operated in the



$$R_{s,s} = \left[ \frac{dI_d}{dV_{ds}} \right]^{-1} \bigg|_{V_{gs}=V_{GS}, V_{ds}=V_{DS}} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_t - V_{DS})} \approx \frac{1}{g_{ds}}$$

**Actual Implementation**  
a variable resistor controlled by  $V_{GS}$ !



Design

Need  $V_A = V_B \rightarrow |V_{GS11}| = |V_{GS6}|$ , know that  $|V_{E11}| = |V_{E6}|$

$$\sqrt{\frac{2I_{D11}}{\mu_p C_{ox} \left(\frac{W}{L}\right)_{11}}} = \sqrt{\frac{2I_{D6}}{\mu_p C_{ox} \left(\frac{W}{L}\right)_6}}$$

$$\left(\frac{W}{L}\right)_{11} = \left(\frac{W}{L}\right)_6 \frac{I_{D11}}{I_{D6}} = \left(\frac{W}{L}\right)_6 \frac{I_{D10}}{I_{D6}}$$

Also, need  $|V_{GS10}| = |V_{GS8}|$

Because  $V_A = V_B \rightarrow V_{S10} = V_{S8} \rightarrow |V_{E10}| = |V_{E8}|$

$$\therefore |V_{GS10}| = |V_{GS8}| = \sqrt{\frac{2I_{D10}}{\mu_p C_{ox} \left(\frac{W}{L}\right)_{10}}}$$

Thus:

$$R_8 = \frac{1}{\mu_p C_{ox} \left(\frac{W}{L}\right)_8 \sqrt{\frac{2I_{D10}}{\mu_p C_{ox} \left(\frac{W}{L}\right)_{10}}}} = \frac{\sqrt{\mu_p C_{ox} (W/L)_{10}}}{\mu_p C_{ox} (W/L)_8 \sqrt{2I_{D10}}}$$

Case: Eliminate  $p_2$  by placing  $z_1$  on top of it.

$$R_2 = \frac{C_c + C_L}{g_{m6} C_c} = \frac{\sqrt{\mu_p C_{ox} (W/L)_{10}}}{\mu_p C_{ox} (W/L)_8 \sqrt{2I_{D10}}}$$

$$\sqrt{2\mu_p C_{ox} (W/L)_6 I_{D6}} \left(\frac{W}{L}\right)_8 = \left(\frac{W}{L}\right)_6 \left(\frac{W}{L}\right)_{10} \frac{I_{D6}}{I_{D10}} \cdot \left(\frac{C_c}{C_c + C_L}\right)$$

Case: Move  $z_1 \rightarrow \infty$ .

$$R_2 = \frac{1}{g_{m6}} \Rightarrow \left(\frac{W}{L}\right)_8 = \sqrt{\left(\frac{W}{L}\right)_6 \left(\frac{W}{L}\right)_{10} \frac{I_{D6}}{I_{D10}}}$$

over

**Power Supply Rejection (PSRR)**  
In today's mixed-signal ckt:

Ex. CMOS Diff. Input Stage w/ Current Mirror Load

**Definition: Power Supply Rejection Ratio (PSRR)**

$$PSRR \triangleq \frac{\text{Gain From Input to Output}}{\text{Gain From Supply to Output}} = \frac{A_v |_{N_{dd}=0}}{A_{dd} |_{V_i=0}}$$

Thus, for the above example:

$$PSRR \triangleq \frac{g_{m2}(r_{o2} || r_{o4})}{1} \rightarrow PSRR \triangleq g_{m2}(r_{o2} || r_{o4})$$

For more complicated circuits, much more work is involved.  
to make things easier, use a unity gain configuration  
can also get  $PSRR = f(\omega)$   $A_{dd} = \frac{N_o}{N_{dd}}$

Ex. PSRR+

$$N_o = A_1(N_1 - N_2) + A_2 N_{dd}$$

$$N_o(1 + A_1) = A_2 N_{dd}$$

$$\frac{N_o}{N_{dd}} = \frac{A_2}{1 + A_1} = \frac{1}{\frac{1}{A_2} + \frac{A_1}{A_2}} \approx \frac{1}{PSRR+} = \frac{N_o}{N_{dd}}$$

Just find the Xfer fun to get PSRR+ when the op amp is hooked into unity gain FB

$$PSRR+ = \frac{N_{dd}}{N_o}$$

Two-stage Op Amp PSRR<sup>+</sup> Want PSRR<sup>+</sup> = f( $\omega$ )  
↑  
freq.

Do brute force network analysis:

KCL<sup>I</sup>:  $G_I N_{dd} = (G_I + sC_c + sC_{II}/N_1 - (g_{mI} + sC_c)) N_0$   
 KCL<sup>II</sup>:  $(g_{mII} + g_{ds6}) N_{dd} = (g_{mII} - sC_c) N_1 + (G_{II} + sC_c + sC_{II}) N_0$

$G_I = g_{ds1} + g_{ds4} = g_{ds2} + g_{ds4}$   
 $G_{II} = g_{ds6} + g_{ds7}$   
 $g_{mI} = g_{m1} = g_{m2}$   
 $g_{mII} = g_{m6}$

$[g_{ds} = \frac{1}{V_0}]$   
↑  
for saturated device.

math rearranging

Def:  $\left. \frac{N_{dd}}{N_0} \right|_{\text{closed-loop}} = \frac{N(s)}{D(s)} = \frac{(\quad)}{(\quad)}$  polynomial

then use:  $N(s) = 1 + \left( \frac{s}{z_1} + \frac{s}{z_2} \right) + \frac{s^2}{z_1 z_2} \approx 1 + \frac{s}{z_1} + \frac{s^2}{z_1 z_2}$

PSRR<sup>+</sup> =  $A_{No}^+ \left[ \frac{(1 + \frac{s}{GB})(1 + \frac{s}{|p_{z1}|})}{(1 + \frac{s}{GB/A_{No}^+})} \right]$

where GB = Gain BW Product =  $\frac{g_{mI}}{C_c}$   
 $A_{No}^+$  = DC PSRR<sup>+</sup> =  $\frac{g_{mI} g_{mII}}{G_I g_{ds6}}$   
 $|p_{z1}| = \frac{g_{mII}}{C_{II}}$   $\omega_p^+ = \frac{GB}{A_{No}^+}$

To maximize PSRR<sup>+</sup>: (@dc) decrease  $g_{ds6}$ , raise  $g_{mII}$

PSRR<sup>-</sup> =  $A_{No}^- \left[ \frac{(1 + \frac{s}{GB})(1 + \frac{s}{|p_{z1}|})}{(1 + \frac{s}{\omega_p^-})} \right]$

where  $A_{No}^- = \frac{g_{mI} g_{mII}}{G_I g_{ds7}}$   
 $GB = \frac{g_{mI}}{C_c}$   $\omega_p^- = \frac{G_I}{C_c + C_{II}} \approx \frac{G_I}{C_c}$   
 $|p_{z1}| = \frac{g_{mII}}{C_{II}}$

To maximize PSRR<sup>-</sup>: ① decrease  $g_{ds7}$   
 ② increase  $g_{mII} = g_{m6}$

Remarks.

① Since often  $g_{m7} < g_{m6} \rightarrow$  often  $PSRR^- > PSRR^+$  (@dc)

②  $\omega_p^- = \frac{C_1/c}{g_{m1}} = \frac{g_{m2}}{g_{m1} C_1} \rightarrow$  that's quite large  
 $\omega_p^+ = \frac{C_1 g_{m6}}{g_{m1} C_1} \therefore \omega_p^- \gg \omega_p^+$


Thus, for an NMOS input op amp,  $PSRR^-$  is often better than  $PSRR^+$ .  $\rightarrow$  in design, need to worry more about  $PSRR^+$ !

③ Some methods for reducing  $PSRR$ :

- (i) Use buffer-based zero-cancellation in the compensation loop.
- (ii) Use cascode circuitry, or balanced circuit topologies.
- (iii) Supply-independent biasing.
- (iv) Design strategies to minimize parasitic capacitive feedthrough.



Feedback

$\Rightarrow$  we know this:



Benefit of Negative FB

- ① Stabilizes the gain of the amp against parameter changes & active device variations
- ② Modifies  $R_i$  and  $R_o \rightarrow$  basically improves their values according to the type of amplifier implemented  
 e.g., voltage amp:  $R_i$ : large,  $R_o$ : small



- current-to-voltage amp:  $R_i$ : small,  $R_o$ : small
- voltage-to-current amp:  $R_i$ : large,  $R_o$ : large
- current-to-current amp:  $R_i$ : small,  $R_o$ : large

- ③ Reduces distortion; improves linearity.
- ④ Increases bandwidth (w-3dB).

Disadvantages of Neg. FB

- ① Gain is reduced  $\rightarrow$  reduction factor  $\sim$  equal to the amount of gain stabilization, distortion reduction, etc...  
 Solution: Add more stages of gain  $\rightarrow$  but this adds cost & power...
- ② Feedback causes stability problems (if not compensated properly)

**Gain Sensitivity Reduction Via FB**

$$A = \frac{a}{1+af} \rightarrow \frac{dA}{da} = \frac{(1+af) - af}{(1+af)^2} = \frac{1}{(1+af)^2}$$

For a  $\Delta$  in op amp gain:  $S_a$

$$\frac{SA}{SA} = \frac{1}{(1+af)^2} \rightarrow SA = \frac{S_a}{(1+af)^2}$$

... and the fractional change:

$$\frac{SA}{A} = \frac{1+af}{a} \frac{S_g}{(1+af)^2} \Rightarrow \frac{SA}{A} = \frac{S_g}{a(1+af)}$$

**Distortion Reduction via FB**

Slope =  $a_2$ ,  $S_0$ ,  $S_{02}$ ,  $S_{01}$ , Slope =  $a_1$ ,  $\frac{1}{f} = \text{slop}$ ,  $S_{01}/a_1$ ,  $-S_{01}$ ,  $-S_{02}$ ,  $S_E$  or  $S_i$ , Linear over a large range!

Now, close the loop:

$0 < S_0 < S_{01}$ :  $A_1 = \frac{a_1}{1+a_1f} \approx \frac{1}{f}$  (for  $a_1$  large  $\approx 20k$ )

$S_{01} < S_0 < S_{02}$ :  $A_2 = \frac{a_2}{1+a_2f} \approx \frac{1}{f}$  (for  $a_2$  large = 1000)

distortion nonlinearity  
makes the  $\omega_0$  signal

**"Inspection" Analysis of FB Cktr.**

↓ start with...

**Identification of FB Connection Types**

**Series Connection** - FB network part in series w/ amplifier part  
must go thru both the FB part & the amplifier part to get from the node of interest to ground

**Shunt Connection** - FB network part in shunt w/ amplifier part  
can get from the node of interest to ground via either FB network part or the amplifier part

