


will explain more in a few weeks





Remarks.

- ① You analyze this in Lab#2.
- ② Usually, the resistively-loaded diff. pair is replaced w/ an active current mirror load for more gain.
- ③ R_{E6} raises the input R of Q_5 (of the 2nd gain stage), plus helps w/ biasing.
- ④ Same comment as ③ for the output stage.
- ⑤ Output stage needed when driving a resistive load


often the case for bipolar

not often the case for MOS, where a capacitive load C_L is often more relevant \rightarrow MOS op amps often don't need output stages!







Reason: 1st or 2nd stage of op amp cannot source enough current to mimic the slope (or speed) of a fast rising input signal



If apply a very fast (i.e., high frequency), large amplitude sinusoid:





Output Stages

- Class A (Emitter or Source Follower)
- Class B
- Class AB (we'll do this one later)


Purpose: Drive loads

- ① Deliver power w/ small distortion.
- ② Minimize output impedance \rightarrow so that the amplifier gain is insensitive to the load.

Desirable Attributes:

- ① High R_{in} ; Low R_{out} .
- ② Low quiescent power.
- ③ Minimal effect on the amplifier freq. response.
- ④ Should be able to handle large input/output swings. (i.e., V_i may be $> V_T$, invalidating small-signal approximations)

Emitter Follower (Class A)



② $I_o < 0$: (i.e., $V_o < 0$)

I_o must be sunk through R_E to V_{EE} .

$$I_o = \frac{V_o - V_{EE}}{R_E} \rightarrow I_o \text{ gets smaller as } V_o \downarrow$$