

Lecture 22: CMOS Op Amp Compensation

- Announcements:
 - This lecture will be 2 hours (3rd lecture to make up for missing Tuesday)
 - As mentioned, I unfortunately need to miss the Thursday lecture
 - So next three lectures will also be 2 hours, with video of at least the last half hour posted online
 - Design Project Checkpoint:
 - ↳ Due Monday, April 22, 11:59 p.m.
 - ↳ Send to your TA a spice file for your op amp design that simulates correctly, i.e., that reaches a stable bias point where all transistors are saturated (or linear if an MOS resistor)
 - ↳ It doesn't need to meet the project specs, but it should simulate correctly
 - Lecture Topics:
 - ↳ Review of Pole-Zero Plots
 - ↳ Practical CMOS Op Amp Compensation
 - ↳ Nulling the RHP Zero
-
- Last Time:
 - Brute force analyzed a two-stage CMOS op amp
 - Continue with this now ...

over

CMOS 2-Stage Op Amp Compensation

$g_{mI} = g_{m2}$
 $g_{mII} = g_{m6}$
 $R_I = r_{O2} || r_{O4}$
 $R_D = r_{O6} || r_{O7}$

KCL(1): $i_s = \frac{V_i}{R_I} + sC_I V_i + (V_i - V_o)sC_c$
 KCL(2): $g_{mII} V_i + \frac{V_o}{R_D} + sC_{II} V_o + (V_o - V_i)sC_c = 0$
 $N(s) = (g_{mII} - sC_c)R_I R_D$
 $\frac{V_o}{i_s} = \frac{N(s)}{D(s)}$
 $D(s) = 1 + s[(C_{II} + C_c)R_D + (C_I + C_c)R_I + g_{mII} R_I R_D C_c] + s^2 R_I R_D (C_I C_{II} + C_c C_I + C_c C_{II})$

$$\frac{V_o}{V_i}(s) = \frac{N(s)}{D(s)} \rightarrow \text{This Xfer fcn has 2 poles \& one zero.}$$

The zero: $N(s) = 0 \rightarrow z = \frac{g_{mII}}{C_c} \leftarrow (+) \& \text{ real}$

The poles:

$$D(s) = \left(1 - \frac{s}{p_1}\right)\left(1 - \frac{s}{p_2}\right) = 1 - s\left(\frac{1}{p_1} + \frac{1}{p_2}\right) + \frac{s^2}{p_1 p_2}$$

$[p_2 \gg p_1] \rightarrow \approx 1 - \frac{s}{p_1} + \frac{s^2}{p_1 p_2}$
i.e., there is a dominant pole

Thus:

$$p_1 = -\frac{1}{(C_{II} + C_c)/R_{II} + (C_I + C_c)/R_I + g_{mII} R_I R_{II} C_c}$$

As $C_c \uparrow \rightarrow p_1 \downarrow$


$$\approx -\frac{1}{g_{mII} R_I R_{II} C_c} = p_1$$

for the 2nd pole:

$$p_1 p_2 = \frac{1}{R_I R_{II} (C_I C_{II} + C_c C_I + C_c C_{II})}$$

$$p_2 = -\frac{g_{mII} C_c}{C_I C_{II} + C_c C_I + C_c C_{II}} \xrightarrow{+ \text{As } C_c \uparrow} \approx p_2 = -\frac{g_{mII}}{C_I + C_{II}}$$

ω_2 By Inspection




When $C_c \uparrow$, it becomes a short at high freqs.
 $\therefore M_6$ becomes "diode-connected"

$$\omega_2 = \frac{1}{\tau} = \frac{1}{\left(\frac{1}{g_{m6}}\right)(C_I + C_{II})} = \frac{g_{mII}}{C_I + C_{II}} \checkmark$$



CMOS 2-Stage OpAmp Compensation (Summary)



From our previous analysis:

$$p_1 = -\frac{1}{g_{mII} R_I R_{II} C_c} \quad [C_c \gg C_I \& C_{II}] \quad [C_c \gg C_I]$$

$$p_2 = -\frac{g_{mII} C_c}{C_I C_{II} + C_c (C_I + C_{II})} \approx -\frac{g_{mII}}{C_I + C_{II}} \approx -\frac{g_{m6}}{C_L}$$


$$z = +\frac{g_{mII}}{C_c} \leftarrow \text{RHP zero (this will cause problems)}$$

Remarks.


- ① Note that as $C_c \uparrow \rightarrow |p_1| \downarrow$
- ② As $C_c \uparrow \rightarrow |p_2| \uparrow \rightarrow |p_2| = \frac{g_{m2}}{C_c R_2 C_2}$
- ③ With $C_c = 0$ (i.e., before compensation)

$$p_1 = -\frac{1}{R_1 C_1} \quad p_2 = -\frac{1}{R_2 C_2}$$

- ④ On a pole/zero diagram:




Where does the RHP zero come from?



The Miller effect for compensation requires the FB path. → BUT: The feedforward path (that causes the zero) is not needed!

Solution: ① Kill the feedforward path.
② Keep the Feedback path.



Put in server w $C_c \rightarrow$ do this

The diagram shows a two-stage operational amplifier. The first stage is a differential pair with input N_A , resistors R_{E1} and R_{E2} , and capacitors C_1 and C_2 . The output of the first stage is connected to the input of a second stage, which is a unity gain buffer (labeled 'X1') with output N_O . Red annotations include an asterisk and arrows pointing to the input of the first stage and the output of the second stage.

Apply KCL: $p_1 \hat{=} - \frac{1}{g_{m1} R_2 R_D C_C}$ (same as before)

$$\rho_2 \approx - \frac{g_{m\pi} C_c}{C_{\pi}(C_I + C_c)} \approx - \frac{g_{m\pi}}{C_{\pi}} \quad [C_c \gg C_I] \quad - \quad [C_I \ll C_c]$$


$$P_3 \approx \frac{1}{R_0(C_I C_C / (C_I + C_C))} \approx - \frac{1}{\underline{R_0 C_I}}$$

series combination of C_I & C_C

$z_2 \approx -\frac{1}{R_{OC}} \leftarrow \text{LHP zero!} \text{ } \{ \text{Good!} \}$ cover from this side \rightarrow

① An additional pole $p_3 = -\frac{1}{R_0 C_1}$ has been created! But since R_0 is small (for a buffer) and C_1 is small, p_3 is at a very high freq. \rightarrow contributes very little phase @ ω_{ulg} , where $|T(j\omega)| = 1$.

This helps stability as discussed before.
(by contributing G_i phase shift \rightarrow PPM)



Doing KCL:

$$\left. \begin{aligned} p_1 &\approx -\frac{1}{g_{mII} R_I R_D C_c} \\ p_2 &\approx -\frac{g_{mII} C_c}{C_I C_{II} + C_c(C_I + C_{II})} \approx -\frac{g_{mII}}{C_{II}} \end{aligned} \right\} \text{Same as before}$$

$$p_3 = -\frac{1}{R_2 C_I} \leftarrow \text{pole due to } R_2$$

$$z_1 = \frac{1}{C_c \left(\frac{1}{g_{mII}} - R_2 \right)} \leftarrow \text{relocated zero (function of } R_2 \text{)}$$

Note: The position of the zero depends upon the value of the "nulling resistor" R_2

$$\left\{ \begin{aligned} \text{If } R_2 < \frac{1}{g_{mII}}, \text{ then } z_1 \text{ is in the RHP } \times \\ \text{If } R_2 > \frac{1}{g_{mII}}, \text{ then } z_1 \text{ " " " LHP } \checkmark \end{aligned} \right.$$

→ This is great! → Can convert the zero to a LHP zero!

$$H(s) = \dots \frac{(s - z_1)}{(s - p_1)}$$

If $z_1 > p_1$

Can even stick the zero on top of a pole!

→ much better PM --

