

Lecture 24-25: Settling Time, PSRR, Feedback

- Announcements:
- This lecture will be 2 hours (2nd lecture to make up for missing Thursday)
- Video of last half hour will be posted
- Next lecture will also be 2 hours, with video of at least the last half hour posted online
- HW#11 due tomorrow
- HW#12 online soon
- Lecture Topics:
 - ↳ Settling Time
 - ↳ Power Supply Rejection Ratio (PSRR)
 - ↳ Advantages of Feedback (revisited)
 - ↳ Feedback Configurations
 - ↳ Effect of FB on Z_i and Z_o

• Last Time:

$$SR = \frac{dV_o}{dt} = \frac{I_{xsm}}{C_c} \uparrow = \frac{I_{xsm}}{G_{m1}} \omega_{ut} A_o = SR$$

$$C_c = \frac{G_{m1}}{\omega_{ut} A_o}$$


$$\omega_{ut} = \omega @ |a_1(j\omega)f| = 1$$

To Increase SR:

- ① Decrease G_{m1} ← transconductance of 1st stage
- ② Increase ω_{ut} ← increase ω_2
limited by the Xstart freq. range
- ③ Use a larger A_o , if possible.

Increasing SR via G_m -Reduction


① Emitter or Source Degeneration @ the Input Stage:



Limitations:

- ① R_E mismatched → $V_{os} \uparrow$
↳ must limit value of R_E to limit V_{os}
- ② $R_E \uparrow \rightarrow$ gain \downarrow (SR-gain trade-off)
- ③ R_E contributes noise (thermal)

② FET Input Devices-



For FET's: $\frac{g_m}{I_D} \approx \frac{2}{V_{GS} - V_t}$

For BJT's: $\frac{g_m}{I_C} \approx \frac{1}{V_T} \leftarrow \sim 26\text{mV}$

$$\frac{\text{FET SR}}{\text{BJT SR}} = \frac{\frac{I_D}{g_{mF}} \omega_{ult}}{\frac{I_C}{g_{mB}} \omega_{ult}} = \frac{V_{GS} - V_t}{2} = \frac{V_{GS} - V_t}{2V_T} \approx \frac{260}{26} \approx 10$$

Limitations:

- ① Higher V_{GS}
- ② Increased voltage noise.
(but decreased current noise)

Settling Time





Figure 8.2-3 Response of second-order system with various phase margins.

Obtain Expressions for:

- ① $V_{overshoot}$
 - ② Settling Time, T_s
- as functions of phase margin, ϕ_m

Go through settling time handout

Rule of Thumb for Lab (Project)



Power Supply Rejection Ratio (PSRR)

In today's mixed-signal ckt: *noise ~ 10mV*
high frequency resistance (parasitic)

*If noise gets to the analog output
→ BIG PROBLEM!*

Ex. CMOS Differential Input Stage w/ Current Mirror Load

Thus:
 $\frac{N_0}{N_{dd}} \approx 1 \rightarrow$ supply noise directly reaches the output!

Definition. Power Supply Rejection Ratio (PSRR)

$$PSRR \triangleq \frac{\text{Gain f/ Input to Output}}{\text{Gain f/ Supply to Output}} \cdot \frac{A_{in}|N_{dd}=0}{A_{out}|N_i=0}$$

Thus, for the above example
 $PSRR = \frac{g_{m2}(r_{o2}||r_{o4})}{1} \Rightarrow PSRR \approx g_{m2}(r_{o2}||r_{o4})$

For more complicated circuit, much more work is involved
 & to make things easier, use a unity gain FB configuration
 & can also get $PSRR: f(\omega)$

Ex. PSRR+

$N_0 = A_N(N_1, N_2) + A_{dd}N_{dd}$

$N_0(1 + A_N) = A_{dd}N_{dd}$

$\frac{N_0}{N_{dd}} = \frac{A_{dd}}{1 + A_N} = \frac{1}{\frac{1}{A_{dd}} + \frac{A_N}{A_{dd}}} \approx \frac{1}{PSRR+} = \frac{N_0}{N_{dd}}$

Just find the xfe fcn to PSRR+ when the op amp is hooked into unity gain FB

$PSRR+ = \frac{N_{dd}}{N_0}$

Two-Stage Op Amp PSRR⁺ Want $PSRR^+ = f(\omega)$ \uparrow freq.

Do brute force network analysis:

KCL①: $G_I N_{dd} = (G_I + sC_c + sC_I) N_1 - (g_{mI} + sC_c) N_o$

KCL②: $(g_{mII} + g_{ds6}) N_{dd} = (g_{mII} - sC_c) N_1 + (G_{II} + sC_c + sC_{II}) N_o$

$G_I = g_{ds1} + g_{ds4} = g_{ds2} + g_{ds4}$
 $G_{II} = g_{ds6} + g_{ds7}$
 $g_{mI} = g_{m1} = g_{m2}$
 $g_{mII} = g_{m6}$

$[g_{ds} = \frac{1}{r_o}]$ \uparrow for saturated device.

math & rearranging

Def: $\left. \frac{N_{dd}}{N_o} \right|_{\text{closed-loop}} = \frac{N(s)}{D(s)} = \left(\frac{\text{numerator}}{\text{denominator}} \right)$ polynomial

Then use: $N(s) = 1 + \left(\frac{s}{z_1} + \frac{s}{z_2} \right) + \frac{s^2}{z_1 z_2} \approx 1 + \frac{s}{z_1} + \frac{s^2}{z_1 z_2}$

$PSRR^+ = A_{No}^+ \left[\frac{(1 + \frac{s}{GB})(1 + \frac{s}{|p_{z1}|})}{(1 + \frac{s}{GB/A_{No}^+})} \right]$

where $GB = \text{Gain BW Product} = \frac{g_{mI}}{C_c}$

$A_{No}^+ = \text{DC PSRR}^+ = \frac{g_{mI} g_{mII}}{G_I g_{ds6}}$

$|p_{z1}| = \frac{g_{mII}}{C_{II}}$ $\omega_p^+ = \frac{GB}{A_{No}^+}$ \uparrow output R

To maximize PSRR⁺: (@dc) decrease g_{ds6} , raise g_{mII}

$PSRR^- = A_{No}^- \left[\frac{(1 + \frac{s}{GB})(1 + \frac{s}{|p_{z2}|})}{(1 + \frac{s}{\omega_p^-})} \right]$

where $A_{No}^- = \frac{g_{mI} g_{mII}}{G_I g_{ds7}}$

$GB = \frac{g_{mI}}{C_c}$ $\omega_p^- = \frac{G_I}{C_c + C_{II}} \approx \frac{C_{II}}{C_c}$

$|p_{z2}| = \frac{g_{mII}}{C_{II}}$

To maximize PSRR⁻: ① decrease g_{ds7}
② increase $g_{mII} = g_{m6}$

Remarks.

① Since often $g_{m7} < g_{m6} \rightarrow \text{often } \text{PSRR}^- > \text{PSRR}^+ \text{ (at dc)}$

② $\omega_p^- = \frac{g_{m1}/C}{g_{m1}C} = \frac{g_{m1}}{C} \rightarrow \text{that's quite large}$
 $\omega_p^+ = \frac{g_{m1}g_{m6}}{g_{m1}C} \therefore \omega_p^- \gg \omega_p^+$


Thus, for an NMOS input op amp, PSRR^- is often better than PSRR^+ . \rightarrow in design, need to worry more about PSRR^+ !

③ Some methods for reducing PSRR:

- (i) Use buffer-based zero-cancellation in the compensation loop.
- (ii) Use cascode circuitry, or balanced circuit topologies.
- (iii) Supply-independent biasing.
- (iv) Design strategies to minimize parasitic capacitive feedthrough.

Feedback

\Rightarrow we know this:



Benefits of Negative FB

- ① Stabilizes the gain of the amp against parameter changes & active device variations
- ② Modifies R_i and $R_o \rightarrow$ basically improves their values according to the type of amplification implemented
e.g., voltage amp: R_i : large, R_o : small

@ input: If R_i : large, $V_i \approx V_s$.
($R_i \gg R_s$)

@ output: If R_o : small, $V_o \approx V_o'$.
($R_o \ll R_L$)

current-to-voltage amp: R_i : small, R_o : small

voltage-to-current amp: R_i : large, R_o : large

current-to-current amp: R_i : small, R_o : large



- ③ Reduces distortion; improves linearity.
- ④ Increases bandwidth (w-3dB).

Disadvantages of Neg. FB

- ① Gain is reduced \rightarrow reduction factor \sim equal to the amount of gain stabilization, distortion reduction, etc...

Solution: Add more stages of gain \rightarrow but this adds cost & power...

- ② Feedback causes stability problems (if not compensated properly)



Hand-drawn schematic of a basic amplifier circuit. The input signal S_i is connected to the base of an NPN transistor. The emitter is grounded and labeled with green text $N_{be} = N:$. The collector is connected to a load resistor, which is then connected to a supply voltage S_0 . The output is taken from the collector. A bracket on the right side of the circuit is labeled "The Basic Amplifier".

The diagram shows a feedback amplifier circuit. The input signal S_i is applied to the base of a common-emitter BJT stage. The emitter is connected to ground through a resistor R_E . The collector is connected to a load resistor R_L and a feedback resistor R_f . The feedback resistor R_f is connected from the output S_o back to the input node. The output S_o is taken from the collector. The feedback network is labeled "shunt" and "voltage divider".

