

Lecture 8: Active Loads II & Current Sources

Announcements:


- ↳ HW#3 due tomorrow at 8 a.m.
- ↳ HW#4 will be online soon
- ↳ Lab tomorrow - go to your lab section

Lecture Topics:

- ↳ Analysis of actively loaded circuits (continued)
- ↳ Current Sources

Last Time:

Ex. Multi-Stage Actively-loaded MOS Clf.



Want R_1, R_0, A_v, ω_H .


$$R_0 = r_{o3} \parallel \frac{1}{g_{m4} + g_{mb4}}$$

$$a_v = \frac{V_{o1}}{V_s} \cdot \frac{V_{o2}}{V_{o1}} \cdot \frac{V_o}{V_{o2}} \rightarrow$$

$$= (1)(-g_{m1}(r_{o1} \parallel r_{o2})) \cdot \frac{g_{m4}(r_{o3} \parallel r_{o4})}{g_{m4} + g_{mb4}(r_{o3} \parallel r_{o4})}$$

$$a_v = -g_{m1}(r_{o1} \parallel r_{o2}) \left(\frac{g_{m4}}{g_{m4} + g_{mb4}} \right)$$

Now, fiddle freq. response:





$$\tau_0 = [C_{gs1} + C_{gd1}(1 + g_{m1}(r_{o1} \parallel r_{o2}))] R_s$$



$$\tau_2 = [C_{db1} + C_{gd1} + C_{db2} + C_{gd2} + C_{gd4}](r_{o1} \parallel r_{o2})$$

$$\tau_3 = (C_{gs3} + C_{db3} + C_{sb4}) \left(\frac{1}{g_{m4} + g_{mb4}} \right)$$

$$\tau_{gs4} = C_{gs4} \left[\frac{(r_{o1} \parallel r_{o2}) + (r_{o3} \parallel r_{o4})^2}{g_{m4} + g_{mb4}(r_{o3} \parallel r_{o4})} \right]$$




Freq. Response 1



Transistor Current Sources


How can a transistor implement a current source?



I_0

Ideal Current Source

\Rightarrow



$R_O = \infty \rightarrow \text{ideal}$

Actual Current Source

bipolar

Forward-Active Bipolar Xsistor Current Source

$$I_0 = I_C = I_S \exp\left(\frac{V_{BEAS}}{V_T}\right) \left(1 + \frac{V_{CE}}{V_A}\right)$$


$R_O = r_O$

Very stable if $V_{BEAS} = \text{const.}$ & $V_A = \text{large}$

Note that V_{BEAS} must be very accurate due to exponential \rightarrow to several sig. figs.


e.g., $V_{BEAS} = 0.68745V$

Saturated MOS Xsistor Current Source



V_{BEAS}

\Rightarrow



V_{BEAS}

$$I_0 = I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{BEAS} - V_t)^2 (1 + \lambda V_{DS})$$

Again, very stable if $V_{BEAS} = \text{const.}$ & $\lambda = \text{small}$

Problem: need to generate a stable V_{BEAS}


We now focus on methods for generating V_{BEAS} .
But how do we get this degree of precision using a transistor ckt?

Solution:

Replica Biasing (a simple & effective approach)

- ① Generate the desired current.
- ② Push the current through a Xsistor and allow it to reach a stable bias pt.
- ③ Use this stable bias pt. as V_{BEAS}
 \rightarrow this can be very precise!

One simple approach:




$$I_{ref} = I_{D1} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right)_1 (V_{GS1} - V_t)^2 (1 + \lambda V_{DS1})$$

V_{BEAS} -Generator

Now, can distribute this V_{BEAS} to the gates of many MOS transistor current sources!

Ex. Simple MOS Current Source



$$R_o = r_o = \frac{1}{\lambda I_o}$$

Diode-connected transistor \rightarrow saturation:

$$I_{D1} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right)_1 (V_{B1AS} - V_t)^2 (1 + \lambda V_{DS1})$$

$$I_{D2} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right)_2 (V_{B1AS} - V_t)^2 (1 + \lambda V_{DS2})$$

0.01

In general,

$V_{DS1} \neq V_{DS2}$, but if λ is small, then little difference in I_{D1} & I_{D2}

① Case: matched M_1 & $M_2 \Rightarrow I_o = I_{ref}$

② Case: M_1 & M_2 scaled w.r to each other


$$\Rightarrow I_o = I_{ref} \frac{(W/L)_2}{(W/L)_1}$$

\Rightarrow use $L_1 = L_2$ for better accuracy, then:


$$\frac{I_o}{I_{ref}} = \frac{W_2}{W_1}$$

Note: for better accuracy, should use multiple copies of one device when scaling currents \rightarrow reduces edge effects!

Ex: Layout for a Doubling Current Source




A single V_{B1AS} generator can now serve numerous current sources:



How about bipolar?

Simple Bipolar Current Source



Assume Q_1 & Q_2 are matched.

$$V_{BE1} = V_{BE2} \rightarrow I_{C1} = I_{C2} = I_O \quad (\text{neglecting } V_A \text{'s})$$

$$\text{KCL: } I_{ref} = I_{C1} + I_{B1} + I_{B2} = I_{C1} \left(1 + \frac{2}{\beta}\right)$$


$$\therefore I_{C1} = I_{C2} = I_O = \frac{I_{ref}}{1 + \frac{2}{\beta}} \rightarrow I_O \approx I_{ref}$$

$$\text{and } I_{ref} = \frac{V_{CC} - V_{BE(on)}}{R_{ref}}$$

$$R_O = r_{O2}$$

can say error $\sim \frac{2}{\beta}$

Again, a single $V_{BE(s)}$ generator can serve many current sources throughout the IC chip:



$$I_{ref} = I_{C1} + I_{B1} + I_{B2} + I_{B3} + \dots + I_{Bn}$$

$$[\text{Identical Xistors}] \Rightarrow I_{ref} = I_{C1} \left(1 + \frac{n}{\beta}\right)$$

$$\Rightarrow I_O = I_{C1} = \frac{I_{ref}}{\left(1 + \frac{n}{\beta}\right)}$$

Problem:


error $\sim \frac{n}{\beta}$ increases as n

(I_O deviates from I_{ref} , and the deviation depends on n .)

How can one reduce the error?

To reduce the error term, use a

Buffered $V_{BE(s)}$ -Generator



Add a buffer Xistor to attenuate base currents from Xistor current sources.

This can now drive the base currents of many bipolar-transistor current sources (i.e., active loads).

$$I_{ref} = I_{C1} + I_{B1A}$$

$$I_{B1A} = \frac{I_{B1} + I_{B2} + \dots + I_{Bn}}{\beta + 1} = \frac{n I_{C1}}{\beta(\beta + 1)}$$

[Assuming identical Xistors]

$$I_{ref} = I_{C1} \left(1 + \frac{n}{\beta(\beta + 1)}\right)$$

$$\rightarrow I_O = I_{C2} = \frac{I_{ref}}{1 + \frac{n}{\beta(\beta + 1)}} \approx I_{ref} \left(1 - \frac{n}{\beta^2}\right)$$

Note: Now,

$$I_{ref} = \frac{V_{CC} - 2V_{BE(on)}}{R_{ref}}$$

Problem: For power savings reasons, oftentimes very small bias currents are needed, on the order of $5\mu A$. This is might force for large R_{ref} in the above bipolar $V_{BE(s)}$ generator.