


EE140/EE240A

Discussion 10

Problem 1



a) Find R_1 to have no dead zone

We recognize class A/B operation from the presence of Q₂-Q₄ at any time, only one of these transistors will be on.

If we want no dead zone, we need to make sure that all transistors operate at the edge of turn-on.

$$\textcircled{1} \text{ KVL @ 1: } X = V_{BE3} + V_{BE1} + V_{EB4} = 3 \cdot 0.7V = 2.1V$$

$$\textcircled{2} \text{ Resistive divider } \frac{X}{R_2 + R_1} = \frac{V_{BE1}}{R_2} \Rightarrow X = \left(\frac{R_1}{R_2} + 1 \right) \cdot 0.7V$$

where we ignored the base current in Q₅

$$\Rightarrow \text{combining 1 \& 2: } R_1 = 2R_2 = 7k\Omega$$

- b) Find maximum amplitude of the output voltage
 $V_{out} = V_m \sin(\omega t)$ for $R_2 = 100\Omega$

There are two limiting factors for the output voltage

- 1) Supply clipping or Transistor operating region
- 2) Current capabilities

We need to compute both and see which one is the limiting one.

- Voltage clipping (positive output cycle)

$$Q_1 \text{ in saturation } V_{H_{max}} = V_{cc} - V_{cesat_1} = 9.8V$$

$$Q_3 \text{ " " } V_{H_{max}} = V_{cc} - V_{cesat_3} - V_{BE1} = 9.1V$$

$$Q_6 \text{ " " } V_{H_{max}} = V_{cc} - V_{cesat_6} - V_{BE3} - V_{BE1} = 8.4V$$

For now our limit is $V_{H_{max}} \leq 8.4V$

Negative output cycle

$$Q_2 \text{ in saturation } V_H = -V_{cc} + V_{cesat_2} = -9.8V$$

$$Q_4 \text{ " " } V_H = -V_{cc} + V_{BE2} + V_{cesat_4} = -9.1V$$

$$Q_8 \text{ " " } V_H = -V_{cc} + V_{cesat_8} + V_{BE4} = -9.1V$$

So the limit is still $V_{H_{max}} \leq 8.4V$

- Current Limit

Positive output cycle

Assume Q_5 has small I_c (just at the edge of FA)

$$I_{Q_4} = \frac{V_{CC} - V_{BE}}{R_B} = 2 \text{mA} \quad \text{Ignore } I_{B,Q_6}$$

$$V_{BE7} = V_{BE6} \Rightarrow I_{Q_6} = 2 \text{mA}$$

The current in R_1 & R_2 is $I_{R_2} = \frac{V_{RES}}{R_2} = 0.2 \text{mA}$

$$\Rightarrow I_{B,Q_3} = I_{Q_6} - I_{R_2} = 1.8 \text{mA}$$

Through beta multiplication:

$$V_{H_{max}} = I_{B,Q_3} \cdot \beta_3 \cdot \beta_1 \cdot R_L = 360 \text{V} !$$

In reality, some current will flow in Q_5 but the circuit is not going to be current limited for the chosen R_L thanks to the β -multiplier.

Negative output cycle

There is no bias network limiting the bottom port current capabilities, so no limit in current (until the current hits the thermal limits of the devices)

$$\Rightarrow V_{H_{max}} = 8.4 \text{V}$$

c) Max Power for $R_L = 100\Omega$ and efficiency of

$$P_{LOAD}(t) = \frac{V_M^2 \sin^2 \omega t}{R_L} \rightarrow \hat{P}_{LOAD} = \frac{1}{2} \frac{\hat{V}_M^2}{R_L} = 352.8 \text{ mW}$$


with $V_M = 8.4V$

For the efficiency we need to compute the current provided by the supply.

Q_6 & Q_7 have constant current

Q_1 & Q_3 are on only the positive output cycle.

$$I_{Q_1} + I_{Q_3} = \left(1 + \frac{1}{\beta_1}\right) \frac{V_M}{\pi R_L}$$



$$\bar{I}_{Q_1} = \frac{1}{T} \int_0^T I_{Q_1} dt = \frac{1}{T} \int_0^{T/2} \frac{V_M}{R_L} \sin \omega t dt = \frac{V_M}{\pi R_L}$$

Q_2 is on only on the negative cycle: $I_{Q_2} = \frac{V_M}{\pi R_L}$

Q_8 is on all the time with a DC current of $\bar{I}_{Q_8} = 2mA$ (from Q_6) and a sinusoidal superimposed which would cancel out by averaging.

From positive supply

$$\bar{I}_{V_{AC}}^+ = \bar{I}_{Q_8} + \bar{I}_{Q_6} + \bar{I}_{Q_3} + \bar{I}_{Q_1} = 4mA + \left(1 + \frac{1}{\beta_1}\right) \frac{V_M}{\pi R_L}$$

From negative supply

$$\bar{I}_{V_{AC}}^- = \bar{I}_{Q_8} + \bar{I}_{Q_2} = 2mA + \frac{V_M}{\pi R_L}$$

$$\Rightarrow P_{\text{SUPPLY}} \approx V_{\text{cc}} \left[3 I_{Q6} + 2 \frac{V_H}{\pi R_L} \right] = 594.7 \mu\text{W} @ V_H = 8.4V$$

$$\Rightarrow \eta = \frac{P_{\text{LOAD}}}{P_{\text{SUPPLY}}} \approx 59.3\%$$

d) Find maximum average power in Q₁ ~~(Q₂)~~

In the negative output cycle the power is null

In the positive output cycle:

$$\begin{aligned} \overline{P}_{Q1} &= \frac{1}{T} \int_0^{\frac{T}{2}} \frac{V_H \sin(\omega t)}{R_L} \cdot (V_{\text{cc}} - V_H \sin \omega t) dt \\ &= \frac{1}{T} \int_0^{\frac{T}{2}} \frac{V_H V_{\text{cc}}}{R_L} \sin \omega t dt - \frac{1}{T} \int_0^{\frac{T}{2}} \frac{V_H^2}{R_L} \sin^2 \omega t dt \end{aligned}$$

$$= \frac{V_{\text{cc}} V_H}{\pi R_L} - \frac{V_H^2}{4 R_L} = 90.98 \mu\text{W} @ V_H = 8.4V$$

2) LAMBDA RULES


Need for "contract" between design and process engineers on what is possible to fabricate on silicon

- Spacing rules
- minimum width rules


All rules defined as a multiple of parameter λ .
Then, typical minimum line width is set to 2λ

Advantages: easy

Disadvantage: too conservative



$$\begin{aligned} L_{DIFF} &= \lambda &= 65\text{nm} \\ H_{DIFF} &= 2\lambda &= 130\text{nm} \end{aligned} \quad \left. \right\} \text{In our 130nm process}$$



The PN junction at the source and drain is reverse-biased.

This creates a depletion region around the junction, which acts as a parasitic capacitive component C_{DB} & C_{SB} !

For a reverse-biased junction:

$$C_{junction} = \frac{C_{junction,0}}{\sqrt{1 - \frac{V_D}{\psi_0}}} \text{ with } \psi_0 = \text{Built-in potential}$$

$$\begin{aligned} C_{junction,0} &= C_{bottom,0} + C_{side-walls,0} \\ &= C_{g0} \cdot \text{AREA} + C_{sw,0} \cdot \text{PERIMETER} \\ &= C_{g0} \cdot (5\lambda \cdot w) + C_{sw,0} \cdot (10\lambda + w) \end{aligned}$$

