# A CMOS Bandgap Reference Circuit with Sub-1-V Operation

Hironori Banba, Hitoshi Shiga, Akira Umezawa, Takeshi Miyaba, Toru Tanzawa, Shigeru Atsumi, and Koji Sakui, *Member, IEEE* 

Abstract— This paper proposes a CMOS bandgap reference (BGR) circuit, which can successfully operate with sub-1-V supply. In the conventional BGR circuit, the output voltage  $V_{\rm ref}$  is the sum of the built-in voltage of the diode  $V_f$  and the thermal voltage  $V_T$  of kT/q multiplied by a constant. Therefore,  $V_{\rm ref}$  is about 1.25 V, which limits a low supply-voltage operation below 1 V. Conversely, in the proposed BGR circuit,  $V_{\rm ref}$  has been converted from the sum of two currents; one is proportional to  $V_f$  and the other is proportional to  $V_T$ . An experimental BGR circuit, which is simply composed of a CMOS op-amp, diodes, and resistors, has been fabricated in a conventional 0.4- $\mu$ m flash memory process. Measured  $V_{\rm ref}$  is 518  $\pm$  15 mV (3 $\sigma$ ) for 23 samples on the same wafer at 27–125°C.

Index Terms—Bandgap reference, CMOS, low voltage.

### I. INTRODUCTION

Reference voltage generators are used in DRAM's, flash memories, and analog devices. The generators are required to be stabilized over process, voltage, and temperature variations, and also to be implemented without modification of fabrication process. The bandgap reference (BGR) is one of the most popular reference voltage generators that successfully achieve the requirements [1]. Regarding the generators, the demand for the low-power and low-voltage operation is strongly increasing the spread of battery-operated portable applications. The output voltage of the conventional BGR is 1.25 V, which is nearly the same voltage as the bandgap of silicon. This fixed output voltage of 1.25 V limits the low  $V_{\rm cc}$  operation. This work proposes a BGR that can successfully operate with sub-1-V supply.

## II. CONVENTIONAL BGR CIRCUIT

Fig. 1 shows the conventional BGR circuit, which is composed of a CMOS op-amp, diodes, and resistors. It is essential that the BGR circuit be designed without bipolar transistors because most semiconductor memories are fabricated in the CMOS process. A general diode current versus voltage relation

Manuscript received November 15, 1998; revised December 23, 1998.

H. Banba, H. Shiga, A. Umezawa, T. Tanzawa, S. Atsumi, and K. Sakui are with the Microelectronics Engineering Laboratory, Toshiba Corp., Sakae-ku, Yokohama 247-8585 Japan (e-mail: hironori.banba@toshiba.co.jp).

T. Miyaba is with Toshiba Microelectronics Corp., Sakae-ku, Yokohama 247-8585 Japan.

Publisher Item Identifier S 0018-9200(99)03678-1.




Fig. 1. Conventional BGR circuit, which is composed of a CMOS op-amp, diodes, and resistors.

is expressed as

$$I = I_s \cdot \left( e^{q \cdot V_f / k \cdot T} - 1 \right)$$

$$\cong I_s \cdot e^{q \cdot V_f / k \cdot T} \quad \left| V_f \gg \frac{k \cdot T}{q} \right| \tag{1}$$

$$V_f = V_T \cdot \ln \frac{I}{I_s} \tag{2}$$

where k is Boltzmann's constant (1.38  $\times$  10<sup>-23</sup> J/K) and q is electronic charge (1.6  $\times$  10<sup>-19</sup> C).

In the conventional circuit, a pair of input voltages for the op-amp,  $V_a$  and  $V_b$ , are controlled to be the same voltage.  $dV_f$  is the forward voltage difference between one diode D1 and N diodes D2

$$dV_f = V_{f1} - V_{f2}$$

$$= V_T \cdot \ln\left(\frac{N \cdot R2}{R1}\right). \tag{3}$$

The BGR output voltage  $V_{ref}$  then becomes

$$V_{\text{ref}} = V_{f1} + \frac{R2}{R3} dV_f \equiv V_{\text{ref}} \cdot \text{conv}$$
 (4)

where  $V_{f1}$  is the built-in voltage of the diode and  $dV_f$  is proportional to the thermal voltage  $V_T$ . Here,  $V_{f1}$  has a negative temperature coefficient of  $-2 \text{ mV/}^{\circ}\text{C}$ , whereas  $V_T$  has a positive temperature coefficient of 0.086 mV/ $^{\circ}\text{C}$ , so that  $V_{\text{ref}}$  is determined by the resistance ratio, being little influenced by the absolute value of the resistance. Thus,  $V_{\text{ref}}$  is controlled to be about 1.25 V where  $V_{\text{ref}}$  temperature dependence becomes




Fig. 2. Proposed BGR circuit.

negligibly small. As a result, the operational voltage  $V_{\rm cc}$  cannot be lowered below than 1.25 V, which limits the low-voltage design for the CMOS circuits.

#### III. PROPOSED BGR CIRCUIT

The concept of the proposed BGR is that two currents, which are proportional to  $V_f$  and  $V_T$ , are generated by only one feedback loop. Fig. 2 presents the proposed BGR circuit. The PMOS transistor dimensions of  $p_1$ ,  $p_2$ , and  $p_3$  are the same, and the resistance of R1 and R2 is the same

$$R1 = R2. (5)$$

The op-amp is so controlled that the voltages of  $V_a$  and  $V_b$  are equalized

$$V_a = V_b. (6)$$

Therefore, the gates of p1, p2, and p3 are connected to a common node so that the current I1, I2, and I3 becomes the same value due to the current mirror

$$I1 = I2 = I3.$$
 (7)

In this case, I1a = I2a and I1b = I2b

$$dV_f = V_{f1} - V_{f2} = V_T \cdot \ln(N). \tag{8}$$

I2a is proportional to  $V_T$ 

$$I2a = \frac{dV_f}{R3}. (9)$$

I2b is proportional to  $V_{f1}$ 

$$I2b = \frac{V_{f1}}{R^2}. (10$$

Here, I2 is the sum of I2a and I2b, and I2 is mirrored to I3

$$I3 = I2 = I2a + I2b. (11)$$

Therefore, the output voltage of the proposed BGR,  $V_{\rm ref}$ , becomes

$$V_{\text{ref}} = R4 \left( \frac{V_{f1}}{R2} + \frac{dV_f}{R3} \right) \equiv V_{\text{ref}}$$
-prop. (12)




Fig. 3. Simulated  $V_{\rm ref}$  characteristics of the conventional and proposed BGR's. The CMOS threshold voltages are optimized for the low-voltage operation, such as PMOS  $V_{\rm th}=-0.3~{\rm V}$  and NMOS  $V_{th}=0.4~{\rm V}$ .



Fig. 4. Test-chip microphotograph. The size without the pads is 0.1 mm<sup>2</sup>.

If the resistor and diode parameters for the proposed BGR are the same as those for the conventional BGR,  $V_{\rm ref}$ -prop is simplified as

$$V_{\text{ref-prop}} = \frac{R4}{R2} V_{\text{ref-conv}}.$$
 (13)

Therefore,  $V_{\rm ref}$ -prop can be freely changed from  $V_{\rm ref}$ -conv of 1.25 V.  $V_{\rm ref}$  for the proposed BGR is determined by the resistance ratio of R2, R3, and R4 and little influenced by the absolute value of the resistance. The transistors p1, p2, and p3 are required to operate in the saturation region, so that their drain-to-source voltages can be small when the drain-to-source currents are reduced. Therefore,  $V_{\rm cc}$  for the proposed BGR can be theoretically lowered to  $V_f$  if  $V_{\rm ref}$  is set below  $V_f$ .

# IV. SIMULATED RESULTS

The  $V_{\rm cc}$  minimum for the proposed BGR can be successfully lowered by the SPICE simulation when the threshold voltages are optimized for a low-voltage operation. Fig. 3 presents the simulated  $V_{\rm ref}$  when the threshold voltages are optimized to ensure low-voltage operation of the op-amp, such as PMOS  $V_{\rm th}=-0.3~{\rm V}$  and NMOS  $V_{\rm th}=0.4~{\rm V}$ , which can definitely be realized for a low-voltage design. Here, in the conventional BGR,  $V_{\rm ref}$  is 1.25 V, and the  $V_{\rm cc}$  minimum is 1.3 V. In the proposed BGR, however, the operational voltage is simply limited by  $V_f$  so that the  $V_{\rm cc}$  minimum varies with the temperature. Even in the worst case of  $-10^{\circ}{\rm C}$ , the simulated  $V_{\rm cc}$  minimum for the proposed BGR is 0.84 V, which is lower than that for the conventional BGR by 0.46 V.

#### V. EXPERIMENT RESULTS AND DISCUSSION

Fig. 4 shows a chip microphotograph of the proposed BGR test chip, which has been fabricated in a conventional 0.4- $\mu$ m flash memory process with P-substrate CMOS, single polysilicon, single silicide, and double metal. The test chip

TABLE I PROCESS PARAMETERS

Flash Memory Technology	0.4µm P-sub CMOS 1 polysilicon, 1 silicide 2 metal
PMOS Vth	-1.0V
NMOS Vth	0.7V
Native NMOS Vth	-0.2V




Fig. 5. Schematic of the proposed BGR test chip.




Fig. 6. Structure of the diode, which is easily fabricated by CMOS process.

is composed of four pads; some transistors, resistors, and capacitors; and 101 diodes. The size without the pads is about 0.1 mm<sup>2</sup>. The process parameters for the test chip are summarized in Table I. The transistors were not designed for low-voltage operation, and their threshold voltages were high. The PMOS threshold voltage is -1 V, and the NMOS threshold is 0.7 V. Fig. 5 shows the circuit schematic of the proposed BGR test chip. An N-type diffusion layer is used for the resistors. Fig. 6 illustrates the structure of the diode, which is easily fabricated by CMOS process. The transistors, with  $V_a$  and  $V_b$  applied to the gates, are native NMOS transistors ( $V_{\rm th} = -0.2 \text{ V}$ ) because the threshold voltages of the enhancement-mode NMOS transistors exceed  $V_f$  in the standard 0.4- $\mu$ m flash memory process. The control signal PONRST is used to initialize the BGR circuit when the power is turned on. The capacitors C1 and C2 stabilize the circuit. Fig. 7 shows the measured  $V_{\rm ref}$  characteristics of the proposed BGR.  $V_{\rm ref}$  is 515 mV  $\pm$  1 mV from 2.2 to 4 V at 27°C; and




Fig. 7. Measured  $V_{\rm ref}$  characteristics of the proposed BGR.




Fig. 8. Simulated results of the BGR implemented in the test chip.

515 mV  $\pm$  3 mV from 27 to 125°C for the whole voltage region, where the voltage resolution in the measurement is 1 mV. The operation current is 2.2  $\mu$ A. Unfortunately, the transistors were not designed for low-voltage operation of the 0.4- $\mu$ m flash memory, and their threshold voltages were high, so we utilized the native transistors. As a result, the op-amp operation was limited by a  $V_{\rm cc}$  of 2.1 V. Fig. 8 shows the simulated results of the BGR implemented in the test chip.  $V_1$  and  $V_8$ , as shown in Fig. 5, are respectively given by

$$V_1 \cong V_{\rm cc} + V_{\rm thp} \tag{14}$$

$$V_s \cong V_b - V_{\text{thi}} \tag{15}$$

where  $V_{\rm thp}$  ( $\sim -1$  V) is the threshold voltage of PMOS field-effect transistors (FET's) and  $V_{\rm thi}$  ( $\sim -0.2$  V) is that of native NMOS FET's. The minimum  $V_{\rm cc}$  of the BGR is determined as follows. In accordance with the decrease in  $V_1$  with  $V_{\rm cc}$  lowering,  $V_1$  is equal to  $V_s$ . This defines the minimum  $V_{\rm cc}$ ,  $V_{cc~min}$ , which is given by

$$V_{cc \min} \cong V_f - V_{\text{thi}} - V_{\text{thp}}. \tag{16}$$

Fig. 9 compares the measured  $V_{\rm ref}$  distribution of the conventional and proposed BGR's. Supply-voltage, temperature, and process variations are included. There are four  $V_{\rm cc}$  conditions and three temperature conditions. Thus, there are twelve matrix measurement conditions:  $V_{\rm cc}=2.4,\ 2.7,\ 3.3,\$ and 3.9 V; and temp = 27, 85, and 125°C. The number of samples is 34 for the conventional BGR and 23 for the proposed BGR. In the upper graph, 408 (4 × 3 × 34) points are plotted, and in




Fig. 9. Measured  $V_{\rm ref}$  distributions of the conventional BGR and the proposed BGR. The temperature and voltages are varied in the measurement: Temp(27, 85, 125°C)  $\times$   $V_{\rm cc}$ (2.4, 2.7, 3.3, 3.9 V).

the lower graph, 276 (4  $\times$  3  $\times$  23) points are plotted. The  $3\sigma$  of  $V_{\rm ref}$  for the proposed BGR is 15.3 mV, which is about one-third that for the conventional BGR of 44.5 mV. As a result, the normalized dispersion,  $3\sigma/{\rm mean}(V_{\rm ref})$ , for the proposed BGR is 2.9%, which is similar to that for the conventional BGR, 3.5%. The variation of  $V_{\rm ref}$  for the proposed BGR mainly originates from an offset voltage of the op-amp, as it does for the conventional BGR. Considering the offset voltage of  $V_{\rm os}$ , the BGR operates under the condition of

$$V_a = V_b + V_{os}. (17)$$

The total  $V_{\rm ref}$ , including the effect of  $V_{\rm os}$ , is given by

$$V_{\text{ref}} \cong V_{f1} + \frac{R2}{R3} dV_f - \left(1 + \frac{R2}{R3}\right) \cdot V_{\text{os}}$$
 (18)

for the conventional BGR and

$$V_{\text{ref}} \cong \frac{R4}{R2} \cdot \left\{ V_{f1} + \frac{R2}{R3} \, dV_f - \left( 1 + \frac{R2}{R3} \right) \cdot V_{\text{os}} \right\} \tag{19}$$

for the proposed BGR. The ratio of the effect of  $V_{\rm os}$  on  $V_{\rm ref}$  for the proposed BGR is the same as that for the conventional BGR. To reduce the effect of  $V_{\rm os}$  on  $V_{\rm ref}$ , it is effective to decrease the ratio of R2/R3, i.e., to increase  $dV_f$ .

# VI. CONCLUSIONS


A CMOS BGR, which can operate with sub-1-V supply, has been proposed and verified.  $V_{\rm ref}$  is generated by the sum of two currents with one feedback loop.  $V_{\rm ref}$  can be set at any level between 0 V and  $V_{\rm cc}$ . The simulated  $V_{\rm cc}$  minimum of 0.84 V has been achieved. The measured  $V_{\rm ref}$  is 518  $\pm$  15 mV for  $3\sigma$ . The proposed BGR may therefore be a key technology for low-voltage CMOS circuit design.

## ACKNOWLEDGMENT

The authors wish to thank Dr. J. Miyamoto, M. Asano, K. Numata, H. Kato, and S. Miyano for their encouragement.

#### REFERENCES

[1] K. E. Kuijk, "A precision reference voltage source," *IEEE J. Solid-State Circuits*, vol. SC-8, pp. 222–226, June 1973.



**Hironori Banba** was born in Niigata, Japan, on August 8, 1970. He graduated from the Technical High School of Niigata in 1989.

In 1989, he joined Toshiba Corp., Kawasaki, Japan. From 1989 to 1990, he attended a one-year technical training program at the Toshiba Computer School, Kawasaki, Japan. From 1990 to 1997, he was engaged in the research and development of EPROM's and flash EEPROM's. Since 1997, he has been designing embedded DRAM's at the Microelectronics Engineering Laboratory, Toshiba Corp., Yokohama, Japan.



**Hitoshi Shiga** was born in Matsuyama, Japan, on February 9, 1971. He received the B.S. and M.S. degrees in physics from Kyoto University, Kyoto, Japan, in 1994 and 1996, respectively.

In 1996, he joined the Microelectronics Engineering Laboratory, Toshiba Corp., Yokohama, Japan, where he has been engaged in the research and development of flash EEPROM's.



Akira Umezawa was born in Tokyo, Japan, on September 15, 1965. He received the B.S. degree in metallurgical engineering from the University of Tokyo, Tokyo, Japan, in 1989.

In 1989, he joined the Toshiba Semiconductor Device Engineering Laboratory, Toshiba Corp., Kawasaki, Japan, where he has been engaged in the research and development of EPROM's and flash EEPROM's. He is now working on the circuit design of nonvolatile memories at the Microelectronics Engineering Laboratory, Toshiba Corp., Yokohama, Japan.



**Takeshi Miyaba** was born in Shizuoka, Japan, on April 19, 1969. He received the B.S. degree in electrical engineering from the University of Ibaraki, Hitachi, Japan, in 1993.

In 1993, he joined the Toshiba Microelectronics Corp., Kawasaki, Japan, where he has been engaged in the research and development of flash EEP-ROM's. He is now working on the circuit design of low-voltage, low-power flash memories.



**Toru Tanzawa** received the B.S. degree in physics from Saitama University, Japan, in 1990 and the M.S. degree in physics from Tohoku University, Sendai, Japan, in 1992.

In 1992, he joined the Research and Development Center, Toshiba Corp., Kawasaki, Japan. Since then, he has been working on the circuit design of high-density flash memories. In 1996, he transferred to the Microelectronics Engineering Laboratory, Toshiba Corp., Yokohama, Japan. He is now working on the circuit design of low-voltage, low-power flash memories.



**Shigeru Atsumi** was born in Tokyo, Japan, on August 27, 1957. He received the B.S. degree in applied physics from the University of Tokyo, Tokyo, Japan, in 1981.

In 1981, he joined the Semiconductor Device Engineering Laboratory, Toshiba Corp., Kawasaki, Japan, where he has been engaged in the research and development of EPROM's and flash EEP-ROM's. He is now working on the circuit design of nonvolatile memories at the Microelectronics Engineering Laboratory, Toshiba Corp., Yokohama, Japan.



**Koji Sakui** (M'92) was born in Tokyo, Japan, on April 29, 1956. He received the B.E. and M.E. degrees in instrumental engineering from Keio University, Tokyo, Japan, in 1979 and 1981, respectively, and the Ph.D. degree from Tohoku University, Sendai, Japan, in 1995.

In 1981, he joined the Research and Development Center, Toshiba Corp., Kawasaki, Japan, where he was engaged in the circuit design of DRAM's. Since 1990, he has been engaged in the development of high-density EEPROM's. From 1991 through 1993,

he was a Visiting Scholar at Stanford University, Stanford, CA, doing research in the field of multichip module and BiCMOS technologies. Currently, he is managing both NAND- and NOR-type flash memory development.

Dr. Sakui is a member of the IEEE Electron Device Society.