

Name Key
SID _____

Page	Score
1	/12
2	/10
3	/23
4	/17
Total	/62

1. [2] The LM741 op-amp looks like a single-pole amplifier with a low frequency gain magnitude of about one million and a gain magnitude of 1,000 at 1 kHz. What are the pole and unity gain frequencies?

$$U_{GB} = 1000 \times 10^3 = 1M \frac{Hz}{sec} \quad A_0 = dc \text{ gain} = 10^6$$

$$\omega_{3dB} = 1M \frac{Hz}{sec} / A_0 = 1 \frac{Hz}{sec}$$

2. [6] You have made a new NMOS transistor. You measure the drain current as a function of the gate-to-source and drain-to-source voltage, and find that it is $I_d = \alpha(V_{gs} - 1V)^3 V_{ds}^2$ when $1V < V_{gs} < 2V$ and $1 < V_{ds} < 2$, where α is a positive constant with appropriate units.

- a. Write an expression for the transconductance in terms of just voltages, and in terms of I_d and some voltages.

$$g_m = \frac{\partial I_D}{\partial V_{gs}} = \alpha 3(V_{gs} - 1)^2 V_{ds}^2 = 3I_D / (V_{gs} - 1)$$

- b. Write an expression for the output resistance in terms of I_d

$$r_o = 1/g_{ds} \quad g_{ds} = \partial I_D / \partial V_{ds} = 2\alpha(V_{gs} - 1)^3 V_{ds} = \frac{2I_D}{V_{ds}}$$

- c. Write an expression for the intrinsic gain in terms of the bias point

$$A = g_m r_o = \frac{3I_D}{(V_{gs} - 1)} \times \frac{V_{ds}}{2I_D} = \frac{3}{2} \frac{V_{ds}}{(V_{gs} - 1)}$$

- d. To maximize the gain, where would you bias this device (what voltages)?

$$V_{gs} = 1 \quad V_{ds} = 2 \text{ (as large as possible)}$$

3. [4] You have a diode with $N_D = 10^{15}/cm^3$, $N_A = 10^{20}/cm^3$. You calculate that the depletion width is about a micron.

- a. Is the depletion region mostly in the P side or the N side?

N-side

- b. Estimate the built-in potential at room temperature

$$V_{bi} = 60mV(5+10) = 0.9V$$

- c. If you increase the N_D doping by a factor of 10,



- i. how much does the built in potential change?

$$V_{bi}' = 60mV \times 16 = 0.96V \rightarrow \text{changes by } 60mV$$

- ii. roughly how much does the depletion width change? (e.g. increase by 10x, decrease by $\sqrt{10}$, slight increase, no change, etc.)

decreases by $\sqrt{10}$

4. [4] You have 10 identical diodes. You apply 1mA to one diode and measure 0.7V across it.
- What current do you measure if you apply 0.76V across a single diode? 10mA
 - What voltage do you measure if you apply 1mA to 10 diodes in series? ~~0.7V~~ 7V
 - What voltage do you measure if you apply 1mA to 10 diodes in parallel? 0.64V
 - What voltage do you measure if you apply 2.7mA to a single diode? $0.7 + V_{th} = 0.726 \text{ or } 0.725$
5. [6] The graphs below are from an AMD paper from 2002 describing preliminary results from 10nm FinFETs. You can ignore the weird threshold voltages.



- [4] Estimate I_d , g_m , and r_o for a $1\mu\text{m}$ wide NMOS biased at $V_{ds}=V_{gs}=0.8\text{V}$. What is the intrinsic gain of this device?

$I_d \approx 230\mu\text{A}$ (200-250 μA OK) $g_m = \frac{100\mu\text{A}}{0.2\text{V}} = 0.5\text{mA/V}$
 $r_o \approx 10\text{K}$ 5-20K OK $g_m r_o \approx 5$
- [2] Estimate the NMOS subthreshold slope in mV per decade, and the parameter "n".

10^4 change in 0.4V $\frac{400\text{mV}}{4 \text{ decades}} \approx \frac{100\text{mV}}{\text{decade}}$

$n = \frac{100}{60} \approx 1.6$

OR assume $V_{th} \approx 0.2\text{V}$ } $I_d \approx 150\mu\text{A}$
 $V_{gs} - V_t = 0.6\text{V}$

6. [14] You have an NMOS-input common source amplifier with a PMOS load and a large load capacitance. Both transistors are biased in saturation, and the quadratic model is appropriate. The magnitude of the gain is large (~100).

Process specs $\mu_n C_{ox} = 200 \mu A/V^2$, $\mu_p C_{ox} = 100 \mu A/V^2$, $\lambda = 1/(10V)(L_{min}/L)$, $-V_{tp} = V_{tn} = 1V$, $V_{DD} = 5V$, $L_{min} = 1 \mu m$, $C_{ox} = 5 fF/\mu m^2$, $C'_{ol} = 0.5 fF/\mu m$.

You change the bias point so that you double V_{ov} . How do the following change?

	I_D	V_{ov}	g_m	R_o	A_v	ω_p	ω_u	C_{in}
double V_{ov} in quadratic	4	2	2	1/4	1/2	4	2	1/2

At a different and higher bias point, you enter into the scattering-limited velocity saturation region of operation. If you double V_{ov} again at this operating point, what do you expect to happen

	I_D	V_{ov}	g_m	R_o	A_v	ω_p	ω_u	C_{in}
Double V_{ov} in velocity saturation	2	2	1	1/2	1/2	2	1	1/2

7. [9] In the same process described above, you have made a similar amplifier with $(W/L)_N = 40 \mu/1 \mu$, $(W/L)_P = 80 \mu/1 \mu$. You choose $V_{GSN} = 2V$. Assume that the quadratic model is appropriate.


- [3] Carefully sketch I_{DN} vs. V_{out} . Put a dot at the transition between triode and saturation. Get the slope right in saturation.
- [1] What PMOS gate bias voltage will result in an output voltage of 2.5V?

$$V_{GP} = 3V$$

- [3] Sketch the magnitude of the PMOS current vs. V_{out} with the PMOS gate biased at V_{BP} .
- [2] What is the output swing?

$$\{V_{out,min} V_{out,max}\} = \{1, 4\}$$

Label this axis!



label 4mA

slope correct: 6mA

V_{dsat} correct


I_{D0} correct

quadratic in triode } 1 pt each
linear in saturation }

8. [6] Fill in the following table for a single-pole amplifier. Each row is a different amplifier.

g_m	R_o	C_L	A_{v0}	ω_p	ω_u
1m	1M	1uF	10^3	1	10^3
0.1	100	1pF	10	10G	100Grad/s

9. [11] For the circuit below, assume that $\mu_n C_{ox}(W/L)_n = \mu_p C_{ox}(W/L)_p$ and $\lambda_n = \lambda_p$ for all devices, and $V_{tn} = -V_{tp} = 0.5V$. You may assume that all devices are biased in saturation, and the quadratic model is appropriate. You may assume that $g_m r_o \gg 1$ for all combinations (so simplify).



a. In terms of g_{m1} , r_{o2} , r_{o4} , etc., what is the impedance seen looking up from VS2?

$$R_{S2up} = r_{o1}$$

b. ...and looking down from VS2?

$$R_{S2down} = \frac{r_{o2} + r_{o3} + r_{o4} + g_{m3} r_{o3} r_{o4}}{1 + g_{m2} r_{o2}} \approx g_{m2} r_{o2}$$

c. What is the simplified impedance seen at VS2 and Vout, assuming that all "g_m"s are equal and all "r_o"s are equal?

$$R_{S2} = r_o / 2$$

$$R_{out} = g_m r_o^2 / 2$$

d. What is the appropriate DC bias on the gate of M1?

M4 $V_{GS} = 2.0V$
 $V_{IN} = V_{DD} - |V_{TP}| - \sqrt{\frac{2I_D}{(\mu/L) \mu_p C_{ox}}}$
 $= 10 - 0.5 - 2 = 8.0V$

e. What is the minimum voltage for the gate of M3 such that M4 stays in saturation?

$V_{GS} = 1.5V$
 $V_{BN,min} = 2V_{GS} + V_{TN} = 3.5V$

f. What is the maximum voltage for the gate of M2 such that M1 stays in saturation?

$$V_{BP,max} = V_{DD} - |V_{TP}| - 2V_{GS} = 10 - 0.5 - 3 = 6.5V$$

g. If the gates of M2 and M3 are biased according to your answers above, what is the output swing?

$$\{V_{out,min}, V_{out,max}\} = (3, 7) = \{2V_{GS}, V_{DD} - 2V_{GS}\}$$

h. If $V_{BP} = V_{BN} = 5V$ do all devices remain in saturation? If so, what is the output swing

yes
 $\{V_{out,min}, V_{out,max}\} = \{5 - V_{TN}, 5 + V_{TP}\} = \{4.5, 5.5\}$

