

switches

MUX

ADC (DAC)



Last time

$$R_{on} = \frac{1}{\mu_n C_{ox} \frac{W}{L} V_{ov}} \approx \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{DD} - V_{tn})}$$



$$R_{on} = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{tn} - V_{i1})}$$

$$R_{on} = \frac{1}{\mu_p C_{ox} \frac{W}{L} V_{ov}}$$



$$R_{on} = \frac{1}{\mu_p C_{ox} \frac{W}{L} (V_{i1} - V_{tp})}$$



butterfly gate CMOS switch



analog MUX




FETs which switch for which switch?

any CMOS

pull-down -> NMOS

ADC → CAP DAC




$$Q_x = Q_1 + Q_2 = 0$$

$$= -C_1(V_{ref} - V_x) + C_2 V_x = 0$$

$$C_1 V_{ref} = (C_1 + C_2) V_x$$

$$V_x = \frac{C_1}{C_1 + C_2} V_{ref}$$




Vref domain

VDD domain




because of signals crossing power domains (and clock domains)




ϕ_2	b_1	b_0	Z
0	X	X	0
1	0	0	1

make a binary weighted array for $C_1: C_2, C_3, \dots$
control w/ MUX
 $C_2 = C + \{ \text{elements used in } C_1 \}$



Q: How do you select what goes in C_1 and C_2 ?
A: Where the left side is switched on ϕ_2 .



$$C_1 = BC \quad C_2 = (2^n - B)C$$


$$B = [b_2, b_1, b_0]$$

$S_2 S_1 S_0$	C_1	C_2	V_0
000	OC	SC	0
001			$\frac{1}{8} V_{ref}$
010			$\frac{2}{8} V_{ref}$
:			
111	7C	C	$\frac{7}{8} V_{ref}$


$$V_0 = \frac{C_1}{C_1 + C_2} V_{ref}$$

$$= \frac{BC}{BC + (2^n - B)C} V_{ref}$$


$$= \frac{B}{2^n} V_{ref}$$



Problems: slow
Variable conversion time
Successive Approximation



slow



Set $S_i = 0$ $\forall i = 0 \dots n-1$
for $i = n-1, i \geq 0, i--$
Set S_i
if $(VIN-DIGITAL < 0)$ reset S_i

