

Debugging

Project presents results test harness regulators



Integration ideal module done ASAP VCS ss-anal, comparator Start integrating

Debugging

DC voltages
DC currents
 I_m, I_o values
Run DC sweeps

compare to hand calcs
Don't hack!

be careful of high gain amplifiers




if $A_v = 10,000$ what is the width of the useful input voltage range?

presenting results

Bandgap works } both useless
ADC doesn't work }

$V_{BG} = 1.25V$ - under what conditions?




Settles, but how much error? V_{DD} variation?



plot so that you show the error over temp, over V_{DD}

incl. outside the needed range until it breaks



Regulator
 most circuits like to run at a fixed voltage
 battery varies a lot
 => use a voltage regulator
 Old days:

 horribly inefficient!
 varies a lot

Today: reference voltage + op-amp + transistor

Best case, need $V_s \geq V_{reg} + V_{OE}$
 (probable worse w/ op-amp swing)
 $\geq 0.6V$ overhead or "drop out"

~~can regulate +~~
 Low Drop Out regulator (LDOs)

 Need $V_s \geq V_{reg} + V_{OV,P}$
 $\approx 100mV$ drop-out
 or less

model of MP current load



lots of gates switch on rising edge of CLK



leakage plus lots of spikes 5mA

excess charge per cycle:

$$Q = (4mA)(40ns)$$

$$= 160pC = 0.16nC$$

$$\bar{I} = 1mA + \frac{0.16nC}{100ns} = 2.6mA$$



$$\frac{2.6mA}{10MHz} = 260 \frac{\mu A}{MHz}$$

probably a little high for 40nm process, but maybe.

10 MHz probably low

$$(100 \text{ gates})(10 \text{ fF/gate}) = 1 \text{ nF capacitance}$$



mostly wiring

with constant current

$$\Delta V_{\text{noise}} = \frac{dQ}{C} = \frac{0.16nC}{1nF} = 160mV$$



V_{res} different from V_{ref}



Stability

2 extremes

1) op-amp very slow

PMOS gate tracks average current

2) op-amp fast, dominant pole at output

output ~ const

PMOS gate moving a lot at 10 MHz