

Project

FINAL DESIGN due < 2 weeks (9 AM Monday 4/30)
all cadence files to enable testing

1st Presentation in RRR week = upload before presn.

2nd presn to me next week: sign up

Water sort - acceptance testing
binning based on performance
trim w/ OTP
BIST - memories

14/5?
die cost?

LTC1968 - 4 arrays, comparator, switches \Rightarrow \$10/die, 1000s

duris φ_2



even if $C_{in} = 0$ $f \neq \frac{1}{\text{gain}}$

e.g. $G = 8 = \frac{C_1}{C_2}$

$f = \frac{C_2}{C_1 + C_2} = \frac{1}{9}$


if $C_{in} \approx C_2 \Rightarrow f = \frac{1}{10}$

small effect on both time constant and precision

PGA issues

Gain = 8, $f = ?$

1/8? no.



$\frac{V_o}{V_i} = \frac{C_1}{C_2}$
end of φ_2


C_{in} is parasitic capacitance on node V_i
 $\approx C_{gs1}$

$\frac{V_{out}}{V_{in}} = \frac{C_1}{C_2} \frac{1}{1 + \frac{1}{AF}} \approx \frac{C_1}{C_2} \left(1 - \frac{1}{AF}\right)$

error term

time constant


$\tau = \frac{1}{f G_m} (C_2 + f(C_1 + C_{in}))$



High-freq: $\omega = G_m V_i$
 $V = f V_i$
 $\frac{V_o}{V_i} = \frac{1}{f G_m}$

Fig 13.52

What about C_{in} and our Q calc!





$$Q_- = -C_1 V_{in} \rightarrow V_- C_{in}$$

ideally 0


really: input offset, finite gain

some error on Q_-

Connect 1st stage output to NMOS, or PMOS, or both?



Pull to ground




SWAP V_+ , V_-
when we add 2nd stage!

Need to drive V_{out} to 0 w/ capacitive load.

$$L \approx 0, < V_{LSB}$$

If FC has a gain of 1000, then $V_{out} = 1mV$
will rail the output of the FC 1st stage.



Connect NMOS
BIG increase in NMOS current, hit probably doesn't pull V_+ low enough



Connect PMOS
Need to get 1st stage output $> V_+ - V_{tp}$

CMOS may work too, but big CMOS currents possible