



Regulators
 DREG: ϕ dominant pole at V_{reg} .
 DAC REG: Don't know capacitors
 100nA current - do we need
 a 2nd stage?




Consider



$$A_{G \rightarrow D} = -g_m R_0$$

$$A_{S \rightarrow D} = +g_m R_0$$


4mV ripple @ 10MHz



if V_G is constant, could be
 a big ripple on V_{REG}
 Can be trouble for backup as well

Power Supply Rejection Ratio

Charge Injection



If DREG tracks I_{DD0} perfectly (V_{DD0} has no ripple)
 then how much ripple on V_x ?

$$\Delta V_x = (1\Omega)(4nA) = 4mV$$


Problem? maybe

Charge injection



$$Q_{channel} = (V_{DD} - V_{en}) C_{ox}$$

Fast falling edge of clock: assume charge splits





slow clock



$Q = C_{ox} V_{en}$
 No charge when $V_g = V_{en}$
 Switch is now off

say $C'_{oe} = 1 \text{ fF/mm}$



$W = 1 \mu\text{m} \Rightarrow C_{oe} = 1 \text{ fF}$

recall $Q_- = -V_{in} C_1 + V_{tn} C_{oe}$

but now $+ V_{DVA} C_{oe}$

slow clock \Rightarrow

when $V_G = V_{tn}$

$$Q_- = -V_{in} C_1 + V_{tn} C_{oe}$$

in ϕ_2 $V_0 = \frac{-Q_-}{C_2} = \frac{C_1 V_{in}}{C_2} - \frac{C_{oe} V_{tn}}{C_2}$

say $C_2 = 4 \text{ fF}$ $V_{tn} = 0.3 \text{ V}$

$$V_0 = \frac{C_1 V_{in}}{C_2} - \frac{1 \text{ fF} (0.3 \text{ V})}{4 \text{ fF}}$$

75 mV error


so make switches as small as possible

use big enough C_2

note that both of these make discharge of

C_2 , V_- slower - there are limits

what about the other switches? S_2



charge injection of ϕ_2 irrelevant on P6A

sub on ADC? what S3 after S4

on S_1 , only a problem if it ~~charges~~ turns off

before S_2

StrongARM


for comparator, can use op-amp + inverter or

StrongARM clocked comparators

- faster
- lower power

Core element = cross-coupled inverter latch

- positive feedback
- bistable - poles in RHP need
- memory element in SRAM



- fast $\tau = \frac{1}{\omega_h} = \frac{C_L}{g_m}$

