


CMOS op-amp

Common mode & diff mode


gain

I/O range

device sizing.




Common mode gain



if $V_{GS1A} = V_{GS1B}$

and $V_{GS2A} = V_{GS2B}$

must have $V_{DS1A} = V_{DS1B}$



$$V_{cm} = V_+ + \frac{V_i}{2}$$




$$V_{dm} = V_+ - V_-$$

A - op-amp gain

A_{CL} - closed loop gain

$T = Af = \text{loop gain}$

$$A_{CL} = \frac{1}{1+Af} = \frac{1}{1+T}$$



$$G_m = \frac{g_m}{1 + g_m R_S} = \frac{1}{R_S} \text{ if } R_S \gg \frac{1}{g_m}$$

$$R_D = R_D \parallel g_m R_S = R_S \text{ if } R_D \ll \frac{1}{g_m}$$

$$R_D = \frac{1}{g_m A}$$


$$A_v = -\frac{R_D}{R_S} = \frac{1}{2 g_m A R_D}$$

$$R_S = R_{03} \quad R_D = \frac{1}{2 g_m A}$$

A_v same

Differential gain

easy, using false assumption: V_{tail} is virtual ground



$$G_m = \frac{i_o}{v_{id}} \Big|_{v_o=0}$$

$$i_o = i_{d1B} + i_{d2B}$$


$$i_{d1B} = g_{m1B} \left(-\frac{v_{id}}{2} \right)$$

$$i_{d2B} = g_{m2B} v_{gs2B}$$

$$v_{gs2B} = A_{VLEAF} \frac{v_{id}}{2} = -g_{m1A} \frac{1}{g_{m2A}} \frac{v_{id}}{2}$$

for two stage, both common mode and differential mode increase by A_{v2} so CMRR stays the same.

Input common mode range



$$V_{cm, min} = V_{ov3} + V_{tn} + V_{ov1}$$

$$V_{cm, max} = V_{DD} - |V_{tp}| - |V_{ov2}| + V_{tn}$$

$$i_o = -g_{m1B} \frac{v_{id}}{2} - g_{m1A} \left(\frac{g_{m2B}}{g_{m2A}} \right) \frac{v_{id}}{2}$$

$$\approx -g_{m1} v_{id} \quad G_m = -g_{m1}$$


$$R_o = r_{o1B} \parallel r_{o2B}$$

$$A_v = -G_m R_o = -g_{m1} (r_{o1B} \parallel r_{o2B})$$

common mode rejection ratio $\frac{A_{v,diff}}{A_{v,common}}$


$$= g_{m1} (r_{o1B} \parallel r_{o2B}) (2 g_{m2} r_{o3})$$

output swing, single stage



$$V_{o, max} = V_{DD} - |V_{ov2}|$$

$$V_{o, min} = V_{ic} - V_{tn}$$



input common mode



size

2 stage input common mode: same as single stage.

2 stage output swing: independent of input common mode


good.

current mirror op-amp is a single stage w/ same I/O range as 2 stage



if $(\frac{W}{L})_3 = (\frac{W}{L})_5$

then $|I_{D4}| = I_{D5} = I_{tail}$




$I_{D4} = I_{D2A} + I_{D2B}$
 so $(\frac{W}{L})_4 = (\frac{W}{L})_{2A} + (\frac{W}{L})_{2B} = 2(\frac{W}{L})_2$

if $(\frac{W}{L})_3 \neq (\frac{W}{L})_5$ need to scale appropriately

$(\frac{W}{L})_4 = 2(\frac{W}{L})_2 \frac{(\frac{W}{L})_5}{(\frac{W}{L})_3}$

2 stage bias/sizing



V_{D2} bias pt

$V_{D0} - |V_{tp1}| - |V_{ov4}|$

V_{O2} bias pt

$V_{D0} - |V_{tp1}| - |V_{ov2}|$

How to set $|V_{ov4}| = |V_{ov2}|$?

Specs \rightarrow design

output swing, input cm \Rightarrow V_{ov} constraints

sink/source current \Rightarrow output transistor current or N/P type

(A_v , w_L , etc)

in general, minimize power unless otherwise indicated

then minimize size, capacitance