



Typical mid-2000's CMOS Process (good down to  $\sim 0.25\mu\text{m}$ )




### Comments:

- ① Above cross-section uses LOCOS oxidation for device isolation  $\rightarrow$  this limits it to  $\sim 0.25\mu\text{m}$  processes  $\Rightarrow$  need trench isolation for smaller channel lengths
- ② TiSi<sub>2</sub> contact barriers over S/D junctions prevent metal spiking into the junctions.
- ③ Lightly doped drain (LDD) junctions reduce  $E$ -fields that if too large generate "hot e's" that can degrade device performance  $\rightarrow$  a reliability problem.  
 $\hookrightarrow$  also help to reduce punchthrough




- Substrate selection: moderately high resistivity, (100) orientation, P type.
- Wafer cleaning, thermal oxidation ( $\approx 40 \text{ nm}$ ), nitride LPCVD deposition ( $\approx 80 \text{ nm}$ ), photoresist spinning and baking ( $\approx 0.5 - 1.0 \mu\text{m}$ ).

sized to minimize stress on Si substrate




- Mask #1 patterns the active areas. The nitride is dry etched.



nitride bends up during LOCOS oxidation

- Field oxide is grown using a LOCOS process. Typically 90 min @  $1000^\circ\text{C}$  in  $\text{H}_2\text{O}$  grows  $\approx 0.5 \mu\text{m}$ .


encroaches on the device causing problems that we will discuss (shallow trench isolation a better approach!)



This single implant realizes both the well & the channel-stop layer

Implant through the field oxide!  $\rightarrow$  not easy to control, so some processes will do this in different steps


- Mask #2 blocks a B+ implant to form the wells for the NMOS devices. Typically  $10^{13} \text{ cm}^{-2}$  @ 150-200 KeV.  $\hookrightarrow 5 \times 10^{16} - 10^{17} \text{ cm}^{-3}$




*continuing*  
As or Sb can also be used, but they are heavier, so require higher III energy, plus P diffuses @ same rate as B

- Mask #3 blocks a P+ implant to form the wells for the PMOS devices. Typically  $10^{13} \text{ cm}^{-2}$  @ 300+ KeV.
- Very high energy will damage the Si surface. Must anneal to repair the damage.


- A high temperature drive-in produces the "final" well depths and repairs implant damage. Typically 4-6 hours @  $1000^{\circ}\text{C}$  -  $1100^{\circ}\text{C}$  or equivalent Dt.



- Mask #4 is used to mask the PMOS devices. A  $V_{TH}$  adjust implant is done on the NMOS devices, typically a  $1-5 \times 10^{12} \text{ cm}^{-2}$  B+ implant @ 50 - 75 KeV.




- Mask #5 is used to mask the NMOS devices. A  $V_{TH}$  adjust implant is done on the PMOS devices, typically  $1-5 \times 10^{12} \text{ cm}^{-2}$  As+ implant @ 75 - 100 KeV.




- The thin oxide over the active regions is stripped and a new gate oxide grown, typically 3 - 5 nm, which could be grown in 0.5 - 1 hrs @ 800 °C in O<sub>2</sub>.

*This is done because the previous oxide is damaged after numerous implants.*




- Polysilicon is deposited by LPCVD ( $\approx 0.5 \mu\text{m}$ ). An unmasked P<sup>+</sup> or As<sup>+</sup> implant dopes the poly (typically  $5 \times 10^{15} \text{ cm}^{-2}$ ).




- Mask #6 is used to protect the MOS gates. The poly is plasma etched using an anisotropic etch.


*Want the S/D regions near the gate to be*  
 ① shallow (i.e.,  $x_j$  small) to minimize punchthrough  
 ② lightly-doped to minimize E-fields & enhance device reliability




- Mask #7 protects the PMOS devices. A P<sup>+</sup> implant forms the LDD regions in the NMOS devices (typically  $5 \times 10^{13} \text{ cm}^{-2}$  @ 50 KeV).




- Mask #8 protects the NMOS devices. A B<sup>+</sup> implant forms the LDD regions in the PMOS devices (typically  $5 \times 10^{13} \text{ cm}^{-2}$  @ 50 KeV).




- Conformal layer of SiO<sub>2</sub> is deposited (typically 0.5  $\mu\text{m}$ ).



- Anisotropic etching leaves "sidewall spacers" along the edges of the poly gates.




- Mask #9 protects the PMOS devices, An As<sup>+</sup> implant forms the NMOS source and drain regions (typically  $2-4 \times 10^{15} \text{ cm}^{-2}$  @ 75 KeV).




- Mask #10 protects the NMOS devices, A B+ implant forms the PMOS source and drain regions (typically  $1-3 \times 10^{15} \text{ cm}^{-2}$  @ 50 KeV).


*Also makes the PMOS gates p+.*




- A final high temperature anneal drives-in the junctions and repairs implant damage (typically 30 min @  $900^\circ\text{C}$  or 1 min RTA @  $1000^\circ\text{C}$ ).



- An unmasked oxide etch allows contacts to Si and poly regions.




- Ti is deposited by sputtering (typically 100 nm).





- The Ti is reacted in an  $N_2$  ambient, forming  $TiSi_2$  and  $TiN$  (typically 1 min @ 600 - 700°C).

reduce the sheet resistance of the poly-Si gate & diffused junctions




- Mask #11 is used to etch the TiN, forming local interconnects.


These TiN interconnects now allow interconnection between n+ and p+



- A conformal layer of  $SiO_2$  is deposited by LPCVD (typically 1  $\mu m$ ).




- CMP is used to planarize the wafer surface.




- Mask #12 is used to define the contact holes. The  $\text{SiO}_2$  is etched.


- ① Helps w metal adhesion.
- ② Serves as a barrier against pitting or spiking of metal into the silicide.  
(the green layer)



- A thin TiN barrier layer is deposited by sputtering (typically a few tens of nm), followed by W CVD deposition.




- CMP is used to planarize the wafer surface, completing the damascene process.



- Al is deposited on the wafer by sputtering. Mask #13 is used to pattern the Al and plasma etching is used to etch it.
- or AlCu for better resistance against electromigration



Electroplated Cu for higher levels of metal.



- Intermetal dielectric and second level metal are deposited and defined in the same way as level #1. Mask #14 is used to define contact vias and Mask #15 is used to define metal 2. A final passivation layer of  $\text{Si}_3\text{N}_4$  is deposited by PECVD and patterned with Mask #16.

There will be more levels of metal  $\rightarrow$  Cu.

Use a dual-damascene process.


### Differences from older long-channel CMOS:

1. Very thin lightly doped drain (LDD) and source junctions; very small  $x_j$
2. Very thin gate oxide
3. Much higher channel & substrate doping


↪ So why these differences? Answer: punchthrough!

## Punchthrough (bulk)

⇒ the simple model:



depletion regions




$$x_{\text{source}} = \sqrt{\frac{2\epsilon_s}{q} \frac{1}{N_{\text{ch}}} (V_{\text{Bi}})}$$

$$x_{\text{drain}} = \sqrt{\frac{2\epsilon_s}{q} \frac{1}{N_{\text{ch}}} (V_{\text{Bi}} + V_D)}$$

when  $x_{\text{source}} + x_{\text{drain}} > L_{\text{eff}} \Rightarrow$  punchthrough!⇒ when  $x_{\text{source}} + x_{\text{drain}} > L_{\text{eff}} \Rightarrow$  punchthrough!


$$V_{\text{Bi}} = \frac{kT}{q} \ln \frac{N_{\text{D(ion)}}}{n_i} + \frac{kT}{q} \ln \frac{N_{\text{A}}}{n_i} \quad \text{ch}$$

↑  
0.56VThur, as  $L_{\text{eff}} \downarrow \rightarrow$  punchthrough $I_D \uparrow$ 

as we go to short-channel devices!


Above: simple model  $\rightarrow$  actually, not good enough!

⇒ why?



Ground because device is off.

Gate field distorts the lines of constant potential!

⇒ as  $x_{\text{ch}} \downarrow \rightarrow E_g$  gets larger

punchthrough is suppressed close to the surface


∴ if  $x_{\text{ch}} \downarrow \rightarrow$  its depletion regions suppressed by gate∴ less punchthrough  $I_D$ 

Thur, bulk punchthrough depends on:

	$L \downarrow$	$x_{\text{jt}} \downarrow$	$x_{\text{ext}} \downarrow$	$N_{\text{ch}} \uparrow$
punch-through	worse	better	better	better

⇒ these dictate the technology as device  $L$  gets shorter!since  $x_{\text{drain}} \downarrow$  when  $N_{\text{ch}} \uparrow$   
(decreases depletion layer width)

Electroplated Cu for higher levels of metal.



- Intermetal dielectric and second level metal are deposited and defined in the same way as level #1. Mask #14 is used to define contact vias and Mask #15 is used to define metal 2. A final passivation layer of  $\text{Si}_3\text{N}_4$  is deposited by PECVD and patterned with Mask #16.

There will be more levels of metal  $\rightarrow$  Cu.  
Use a dual-damascene process.

### Differences from older long-channel CMOS:

1. Very thin lightly doped drain (LDD) and source junctions; very small  $x_j$
2. Very thin gate oxide
3. Much higher channel & substrate doping

$\Rightarrow$  So why these differences? Answer: punchthrough!

### Remarks:

- More advanced technologies also require a thinner gate oxide, for reasons explained above
  - $\Rightarrow$   $\text{SiO}_2$  can no longer satisfy, since the gate oxide thicknesses below 1 nm have leakage issues
  - $\Rightarrow$  Newest technologies use ALD high-k oxides (e.g.,  $\text{HfO}_2$ )
- More advanced technologies must reduce as much as possible the interconnect capacitance  $\Rightarrow$  low-k inter-metal dielectrics
- The use of LOCOS in this process limits it to 0.18-0.25  $\mu\text{m}$  channel lengths
  - $\Rightarrow$  Any smaller and the LOCOS encroachment it too much
  - $\Rightarrow$  Plus, the topography makes lithography for smaller channel lengths more difficult