<u>EE 143</u>: Microfabrication Technology Lecture 26w: Device Characterization


<u>Lecture 26</u>: Device Characterization · <u>Announcements</u>:

- Lab 2 Report will be due Friday, Dec. 12 (during the RRR week), 7 p.m.
- · HW#11 due Tuesday, next week, at 8 a.m.
- Final Exam will be Friday, Dec. 19, 8-11 a.m. in 3106 Etcheverry
- -----
- · Lecture Topics:
 - Threshold Implant
 - -Threshold voltage
 - -Needed ΔV_{+}
 - $-V_{t}$ Implant Cases
 - Seview of MOS Device Modeling
 - ♦ Device Characterization
 - -Practical problems and solutions
 - -Extraction of parameters
 - ♥ Go through Final Exam Info Sheet
 - -Pass out example Final Exam
 - ⇔ Course Wrap Up
 - **Sourse** Evaluations


. -----


· Last Time:


Quartien: How is Ve best adjusted? What factors must impact Ve?




<u>EE 143</u>: Microfabrication Technology Lecture 26w: Device Characterization













EE 143: Microfabrication Technology Lecture 26w: Device Characterization







EE 143: Microfabrication Technology Lecture 26w: Device Characterization













EE 143: Microfabrication Technology Lecture 26w: Device Characterization







EE 143: Microfabrication Technology Lecture 26w: Device Characterization







EE 143: Microfabrication Technology Lecture 26w: Device Characterization







Copyright © 2014 Regents of the University of California







<u>EE 143</u>: Microfabrication Technology Lecture 26w: Device Characterization





EE 143: Microfabrication Technology Lecture 26w: Device Characterization






<u>EE 143</u>: Microfabrication Technology Lecture 26w: Device Characterization

Yield

- · Yield Loss Mechanisms:
 - ♥ Clusters: bad process control
 - Alignment out of spec.
 - -Nonuniform implantation



when all in the combinate due dood -> usually due to an implantation problem

- -Wafer warpage
- Thin-film thickness & etching out of control
- ♥ Circuit sensitivity
 - -Circuit design problem
 - -Need to train the circuit designers
- ♥Point defects (defect area << chip area)</p>
 - —Dust particles
 - Contaminants, e.g., heavy metal, sodium, etc.
 - -Pin-holes in PR & in thin-films
 - -Crystal defects
 - These are very small defects, but they can still kill your devices
 - Often, only one dead device is all that's needed to kill the entire circuit

Yield Models


Definition. Yield = Y = No. Functional Dice


Total No. of Dice

and the wafer Mathematically Y= 1/0. Y where Yo & yield loss due to cluster & circuit design problems

Yi = yield loss in point defects Useful Quantitres: 1) Die Size: A= VAc Ale size chiparea 2) # Available Chips in a Wafer = Navail, where Navail: Water Arrey : Water Arrey $N_{\text{avail}} \approx \frac{\pi \left(\frac{d}{z} - S\right)^2}{\Delta}$ was alloweter All chips in this ring are not complete - Usable area


EE 143: Microfabrication Technology Lecture 26w: Device Characterization





Problems with the Poisson model: \$ No consideration of process induced yield loss. e.g., misalignment ♦ No consideration of clusters No consideration of defects in non-critical areas (such as at the edges of a wafer, where the dies are incomplete, and where the highest concentration of defects exists, since the wafers are handled by their edges) Price Model Y= (I+ DoA=)n, where N= the critical steps
(e.g., marking steps)

Itemena, w/ steppen lithography, particle defects
due to litho no longer an issue, since particle on to must are defocused: thin transport mark lens lens paraticles and of focu water = this and other similar phenomena invalidate the Price Model



EE 143: Microfabrication Technology Lecture 26w: Device Characterization

