

- Reading: portions throughout Jaeger
- Lecture Topics:
 - Silicon
 - Silicon Dioxide
 - Silicon Nitride
 - Aluminum & Other Metals

_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _

- In this course, the focus will be on silicon microfabrication, but the methods used are also relevant to other material systems, e.g., gallium arsenide, InP, etc.
- Materials in Silicon-Based Microfabrication:
- Four basic materials
 - (a) Silicon (single crystal; polycrystalline)
 - (b) Silicon Dioxide
 - (c) Silicon Nitride
 - (d) Aluminum & Other Metals
- Materials for advanced processes
 - Tungsten, silicides, polyimide
- Need to consider three main items for each material - Electrical characteristics
 - Chemical characteristics (i.e., stability)
 - Usage in IC's
- (a) Silicon: (Si)
 - (i) Single Crystal Silicon (Si)
- Electrical: semiconductor
 - Can change its conductivity by introducing impurities, called dopants
- Semiconductors are not intrinsically conductive
- To make them conductive, replace silicon atoms in the lattice with dopant atoms that have valence bands with fewer or more e^{-'}s than the 4 of Si
- If more e^{-'}s, then the dopant is a donor: P, As – The extra e⁻ is effectively released from the bonded atoms to join a cloud of free e^{-'}s, free to move like e⁻'s in a metal

– The larger the # of donor atoms, the larger the # of free $e^{-1}s \rightarrow$ the higher the conductivity

For those who know every hand diagrams:



- Here, energy (e.g., heat that raises temperature) can give an e^{-} in the valence band sufficient energy to get to the conduction band
- This puts an e⁻ in the conduction band and a h⁺ in the valence band, both of which can conduct
- Doping basically adds an atom with one e⁻ that is only loosely held to the atom; so very little energy (e.g., from an electric field) is needed to strip it from the atom and let it wander the conduction band

Conduction bard - e - Carily gets to conduction band! ------Ed Introduction of n-type (No hileft ova) Valence band En atom other down Valence band En atom other down not far from the conduction

• If it has fewer e^{-'s} than silicon, then the dopant is an acceptor: B



- Lack of an e^- = hole = h^+
- When $e^{-t}s$ move into $h^{+t}s$, the $h^{+t}s$ effectively move in the opposite direction \rightarrow a h⁺ is a mobile (+) charge carrier
- Conductivity Equation:



Nomenclature:

- -n- = lightly doped (1014 to 1017)
- -n = moderately doped (1017 to 1019)
- n+ = heavily doped (>1019)
- <u>Chemical</u>: rather inert, but ...
- can be etched in KOH, HNO3/HF
- Latter reaction forms oxide first, then etches the oxide with HF
- Usage in IC's: active devices (obviously), but also local interconnect, resistors

• The angle between vectors [abc] and [xyz] is given by:

$$ax + by + cz = |(a,b,c)| \cdot |(x,y,z)| \cdot \cos \theta$$
$$\theta_{(a,b,c),(x,y,z)} = \cos^{-1} \left[\frac{ax + by + cz}{|(a,b,c)| \cdot |(x,y,z)|} \right]$$

- $^{\bullet}$ For {100} and {110} \rightarrow 45°
- For {100} and {111} ightarrow 54.74°
- * For {110} and {111} \rightarrow 35.26°, 90°, and 144.74°
- Planes on a silicon wafer:

- Very pure: 1 in 10¹⁰ impurity level

- Very low defect density: 1-3/cm²
- Different sizes over the years:
 - \rightarrow 1974: 2" (50mm)
 - \rightarrow 1979: 3" (75mm)
 - \rightarrow 1984: 4" (100mm)
 - \rightarrow 1986: 5" (125mm)
 - \rightarrow 1990: 6" (150mm)
 - \rightarrow 1997: 8" (200mm)
 - \rightarrow 2001: 12" (300mm)
 - \rightarrow 2012: 17" (450mm)
- Why go to larger wafers?
 - 1. Quality goes up (will explain later)
 - 2. Yield gets better (reduces cost/chip)

- Of course, the cleanliness of the clean room also greatly influences the yield
 - Class 100: no more than 100 particles larger than 0.5 μm in one cubic meter
- In addition, you can get more chips on a larger wafer, since you waste less space along the edges

Wafer orientation:

- Doping concentration/resistivity
 - Type: either p or n
 - Concentration: 10^{13} $10^{20}\ cm^{-3}$

- => we'll see that this provider better latchup immunity
- Flatness:
 - Very important for lithography, where focusing is needed
 - For 8" wafer, flatness must be better than ±200nm
- Polishing technology critical for wafer production
- Wafer production:
- Generally use the Czochralski method, invented by Jan Czochralski in 1916 while investigating the crystallization rates of metals
- Finished crystal can be up to 2 meters long
- Must control temperature and velocity fields during crystal growth to minimize defects

- (ii) Polycrystalline silicon (polySi)
- Basically, grains of silicon

 <u>Result</u>: conducts when doped, like single crystal silicon, but now has grain boundaries that impede conduction at low to moderate doping levels (and increase conduction at extremely high degenerate doping levels)

- Chemical: same as single crystal silicon
- <u>Usage in IC's</u>: gate material in MOSFET's, local interconnect

 Also used quite heavily in MEMS as a structural material

Deposition:

 Most common technique: chemical vapor deposition (CVD)

■ Grain size → strong function of temperature

 Depends on the ability of adatoms to run around and find the lowest energy state locations → leads to large grain size

- At 610°C, grain size is 200nm or so
- At 585°C, the Si comes down amorphous, but then can be crystallized into very fine grains by annealing

Doping concentration/resistivity:

- This almost binary resistance dependence on doping is fairly unique to polysilicon ... and quite useful ... why does it happen?
 - If you apply an E-field, then
 - → If low doping, e⁻'s can't get b the grain boundaries; they get trapped in the traps
 - \rightarrow If high doping, e^'s can now get by the grain boundaries
- (b) Silicon Dioxide (SiO2):
- Amorphous structure (this is NOT quartz)

- Resistivity: 10¹⁴ 10¹⁸ Ω·cm
 Compare to Al's 10⁻⁵ Ω·cm
- compare to Ars to sz cm
- <u>Chemical</u>: fairly inert, but etches in HF
- <u>Usage in IC's</u>: gate dielectric in MOSFET, sacrificial layer in MEMS

- Can be deposited or grown thermally
- -----
- (c) Silicon Nitride (Si₃N₄)
- Electrical: insulator

- <u>Chemical</u>: fairly inert, but etches in hot phosphoric acid
- <u>Usage in IC's</u>: insulator, as in metal-to-metal insulation in MOSFET's and interconnect insulation in MEMS
- Usually deposited via chemical vapor deposition (CVD)
 Reactants: SiH₄ + NH₃
- -----
- (d) Aluminum: (Al)
- Electrical: conductor; 20×10⁻⁶ Ω·cm
- Chemical: active; can be etched in many acids
- <u>Usage in IC's</u>: interconnect; gate material (metal gate technology before 1974, and after 2007)
- Deposited via thermal evaporation, e-beam evaporation, or sputtering
 - Melting point: ~550°C
- Structure:
 - In IC's, the polycrystalline form is normally seen, with grains on the order of 100nm

100 nm Al grains

- Why is Al preferred among many other metals?
 What do we want in a metal?
 - \rightarrow It must conduct.
 - \rightarrow It must stick to SiO₂.
 - Al does both of these
 - Au, Ag, and other metals can be used, but they require a layer between them and the SiO₂ to help them stick (need an adhesion layer)
- -----