

Lecture 6: Process Integration

Announcements:


- Lecture in 180 Tan Hall today and from now on -- ETS can record from this room
- ETS recording today
- I have Lecture 1 (with poor sound) and Lecture 5 recorded -- will transfer to ETS for posting on YouTube





Lecture Topics:

- Example NMOS Process (finish this)
- Masks & Alignment
- Design Rules

Last Time:

- Started NMOS process flow








Reactants get under the nitride @ edges \rightarrow Oxide grows & bends the Si_3N_4




Your Lab:












Here, the gate polySi is doped while also serving as a mask for the D/S implantation.




Note how no extra lithography step is needed to mask the implant.



⇒ Note: The initial oxidation repairs the damaged (after implantation) oxide over the S/D regions so that dopants don't escape that way during diffusion.


CVD of Glass
(PSG or LTD)
(1 μ m)



PSG \triangleq phosphosilicate glass





- ↳ SiO₂ w/ 7% of phosphorous
- ↳ the phosphorous helps the oxide to reflow at high temperature
- ↳ get a more planar surface
- ↳ makes lithography & other steps easier

Reflow PSG
+ a Bit More Diffusion




Mask III:
Contact Hole



This not only drives in the S/D; it also activates the dopants!



Passivation protects the metal layer from contaminants & erosion.



Bond Pad Openings (df)




50 μm 50 μm


Metal (cf)

Bond (Wire)

Connects to the package,
which then connects to
the outside world



Etch Passivation
Layer Down to
Metal



Spin Double-Thick PR
Over Front Side

Successive Wet Etches to
Remove Layers → Expose Backside

Optional for Research

To allow biasing
of the substrate.

Mark to Cross-Section


⇒ One skill you must learn:

- Given:
- ① Process Flow
 - ② Mask Layout

Draw the cross-section along various lines and at various steps in the process flow.

Example: NMOS Process

Layout:




Process Flow:



1. Silicon oxidation: target = 100nm
2. LPCVD Si_3N_4 : target = 100nm
3. Lithography: Mask I (active area)
4. Etch Si_3N_4 to clear it in field areas
5. Field isolation implant: B+ (p-type)
6. Remove PR μ
7. Grow ~~1mm~~ μ of SiO_2 by thermal oxidation (LOCOS oxidation)
8. Blanket etch all Si_3N_4 in hot phosphoric acid wet etchant
9. Threshold voltage implant: B+ (no mask)

10. Remove 100nm of damaged oxide via a timed wet etch in hydrofluoric acid (HF)
11. Grow 100nm of gate thermal oxide in an ultra-clean furnace
12. LPCVD situ phosphorous-doped gate polysilicon
13. Lithography: Mask II (gate polysilicon)
14. Dry etch polysilicon to clear the field areas
15. Remove PR
16. D/S ion implantation: P or As (n-type)
17. Oxidize a bit (10nm) and anneal at 1050°C to activate dopants and drive-in diffusion
18. LPCVD PSG: target = 1 μm
19. Reflow PSG (& a little bit of diffusion) at 950°C
20. Lithography: Mask III (contact hole)
21. Dry/wet etch SiO₂ down to n+ S/D regions
22. Sputter Al: target = 1 μm
23. Lithography: Mask IV (metal)
24. Dry etch Al
25. Deposit via LTO or PECVD Si₃N₄ to serve as passivation
26. Lithography: Mask V (bond pad contacts)
27. Etch passivation layer down to metal
28. (optional) spin double-thick PR over the front side
29. Etch backside layers via successive wet processes (to allow biasing of the substrate)


Through step 2:

Cross-section view





Through step 5:**Through step 12:**

Through step 16:




Through step 21:







How about a sideways cross-section?



Marks & Alignment

⇒ in NMOS, we have 5 masks

⇒ have 5 targets to align to → alignment keys



TF mixed right.



Big Problem! Source & Gate are
electrically connected!

