


EE143 – Fall 2016 Microfabrication Technologies

Lecture 14: MEMS Process

Prof. Ming C. Wu
wu@eecs.berkeley.edu
511 Sutardja Dai Hall (SDH)





ADXL-50 Chip Diagram



Analog Devices' ADXL-50, the industry's first surface micromachined accelerometer, includes signal conditioning on chip.




ADXL Sensors




<http://www.analog.com/publications/magazines/Dialogue/archives/30-4/accel.html>

ADXL Differential Capacitive Sensor



Differential Capacitive Sensing



$$C_1 = C \frac{x_0}{x_0 + \delta x} \quad C_2 = C \frac{x_0}{x_0 - \delta x}$$

For small displacement:

$$C_1 - C_2 = C \left(\frac{x_0}{x_0 + \delta x} - \frac{x_0}{x_0 - \delta x} \right)$$

$$= C \frac{-2x_0 \delta x}{x_0^2 - \delta x^2} \approx -C \frac{2}{x_0} \delta x$$

$$C_1 + C_2 \approx 2C$$


$$V_0 = -V_s + \frac{C_1}{C_1 + C_2} \cdot 2V_s$$

$$= \frac{C_1 - C_2}{C_1 + C_2} V_s$$

$$V_0 \approx -\frac{\delta x}{x_0} V_s$$


Output voltage is linearly proportional to the displacement

ADXL Block Diagram – Open Loop




Close-Loop Force-Feedback Accelerometers -- ADXL 50 Block Diagram


- The feedback signal is fed back to the sensing comb, keeping the combs at nearly zero displacement
- The signal = the voltage required to keep the comb at zero displacement




ADI's ADXL Family of Accelerometers



XL50
Original



XL150
New




XL250
2 Channel New

Interesting facts


- 0.1µgrams Proof Mass
- 0.1pF per Side for the Differential Capacitor
- 20aF (10^{-18} f) Smallest Detectable Capacitance Change
- Total Capacitance Change for Full-scale is 10fF
- 1.3µm Gaps Between Capacitor Plates
- 0.2Å Minimum Detectable Beam Deflection (one tenth of an Atomic diameter)
- 1.6 µm Between the Suspended Beam and Substrate
- 10 to 22kHz Resonant Frequency of Beam

MEMS Structures in EE 143 Process



MEMS Structures in EE 143 Process

- Comb width and spacing = $5\ \mu\text{m}$
- Shuttle width = $13\ \mu\text{m}$, folded truss = $12\ \mu\text{m}$, anchor size = $8 \times 20\ \mu\text{m}^2$
- Beam length = (A) $50\ \mu\text{m}$, (B) $100\ \mu\text{m}$, (C) $150\ \mu\text{m}$ and (D) $200\ \mu\text{m}$



22.(A) COMB DRIVE 50UM




11




MEMS Structures in EE 143 Process


Week 3: Field oxidation ($5000\ \text{\AA}$)




Week 4: Lithography (Mask I, Active) – define active area (NMOS) ; anchor (MEMS)




Week 5: Gate oxidation ($800\ \text{\AA}$)




Week 6a: Lithography (Mask V, Release) – open anchor (MEMS)




Week 6b: Polysilicon deposition (done in Microlab by TA)




Week 7a: Lithography (Mask II, Poly) – define poly-Si gate (NMOS) and structures (MEMS)



Week 7b: Etch thin oxide – open source-drain area




Week 8a: Source-drain (S/D) pre-deposition



12




MEMS Structures in EE 143 Process



Si_{0.35}Ge_{0.65}-MEMS/CMOS Technology

Schematic cross-sectional view of modularly integrated devices




- Conventional CMOS process (Al metallization)
- Structural layer: ~65% Ge, 2.5 μm thick
 - deposited by LPCVD at 450°C (1 μm/hr), in-situ B doped (6 Ω/□)
 - no post-dep. anneal (-10 MPa stress; ~10⁻⁴/μm strain gradient)
- Sacrificial layer: 100% Ge, 2 μm thick
 - deposited by LPCVD at 450°C (~1 μm/hr)
 - selectively removed using H₂O₂ (80°C) to release microstructures

Integrated SiGe-MEMS/CMOS


Resonator next to Amplifier

- conventional layout of integrated MEMS



Resonator on top of Amplifier

- smaller area --> lower cost
- reduced interconnect parasitics --> improved performance



A. E. Franke et al., *Solid-State Sensor and Actuator Workshop Technical Digest*, pp. 18-21, June 2000




15

T.-J. King-Liu, R. Howe



Si_{0.35}Ge_{0.65} Resonator Response



Q = 14,000 at 40 µTorr



16

T.-J. King-Liu, R. Howe

