

### Dopant Redistribution During Oxidation

- This must be considered and designed for when generating any process flow, especially for transistor circuits, e.g., CMOS
- During oxidation, the impurity concentration at the Si-SiO<sub>2</sub> interface can increase (pile-up) or deplete, depending upon the dopant type
- Whether a particular impurity depletes or piles up @ the interface depends on:
  - Diffusion coefficient, D (of the impurity in SiO<sub>2</sub>)
  - Segregation coefficient, m:
    - if m = large → dopants want to stay in Si

$$m = \frac{\text{impurity equil. conc. in Si}}{\text{impurity equil. conc. in SiO}_2}$$

- if m = small → dopants want to be in SiO<sub>2</sub>

EE 143: Microfabrication Technology LecM 2 C. Nguyen 2/14/10 15

### Dopant Behavior During Oxidation

- Segregation coefficient (m) and diffusion constant (D) combine to determine dopant behavior during oxidation:

Impurity	m	D in SiO <sub>2</sub>	Dopant Behavior During Oxidation
B	<0.3 (small)	Small	depl. f/Si surface, pile up in oxide
B (oxidation w/H <sub>2</sub> )	<0.3 (small)	Large	depl. f/Si surface, depl. from oxide
P, Sn, As	~10 (large)	Small	pile up in Si, very little diff. into SiO <sub>2</sub>
Ga	20 (large)	Large	depl. f/Si, depl. from oxide

e.g., wet oxidation where H<sub>2</sub> is present as a by-product.

So large that it depletes the dopant @ the Si surface despite

EE 143: Microfabrication Technology LecM 2 C. Nguyen 2/14/10 16

