

Lecture 22: Advanced CMOS & Punchthrough

• Announcements:

• Lab 1 Report will due Friday, April 23

• Lecture Topics:

↳ Advanced CMOS

↳ Punchthrough



↳ Isolation

• Last Time:

• Going through Advanced CMOS notes ... continue with this to start today

Punchthrough

⇒ the simple model:



$\epsilon_s$ : permittivity in Si ( $\epsilon_r = 11.7$ )

$N_{ch}$ : substrate doping near the channel

$V_{Bi}$ : built-in potential

$$= \frac{kT}{q} \ln \left[ \frac{N_D(n+)}{n_i} \right] + \frac{kT}{q} \ln \left[ \frac{N_A}{n_i} \right]$$

↑  
0.56V

\* →  $x_{drain} = \sqrt{\frac{2\epsilon_s}{q} \frac{1}{N_{ch}} (V_{Bi} + V_D)}$

When gap → 0 ⇒ punchthrough → current can flow!

↳ when  $x_{source} + x_{drain} \geq L_{eff}$  ⇒ punchthrough!

↳ get leakage current  
(can't turn the device off!)

Above: simple model

↳ actually, not good enough!

