


EE 143 CMOS Process Flow


CTN

4




- The thin oxide over the active regions is stripped and a new gate oxide grown, typically 3 - 5 nm, which could be grown in 0.5 - 1 hrs @ 800 °C in O₂.


This is done because the previous oxide is damaged after numerous implants



- Polysilicon is deposited by LPCVD ($\approx 0.5 \mu\text{m}$).



- Mask #6 is used to protect the MOS gates. The poly is plasma etched using an anisotropic etch.




We want the S/D regions near the gate to be:

- ① shallower (i.e., $x_j = \text{small}$) to minimize punchthrough
- ② lightly-doped to minimize E-fields

- Mask #7 protects the PMOS devices. A P⁺ implant forms the LDD regions in the NMOS devices (typically $5 \times 10^{13} \text{ cm}^{-2}$ @ 50 KeV).

enhance device reliability

low



EE 143 CMOS Process Flow

CTN 6

Stage 1: Boron Implantation

↓ Boron

does the PMOS gate p+ type

Stage 2: P+ and N+ Implants

↓ P+ Implant, N+ Implant

pn junction → diode!
N+ gate

Stage 3: Annealing

oxide sidewall spacer
no oxide
rapid thermal anneal

Stage 4: Ti Deposition

the black → should be orange = Ti

• Mask #10 protects the NMOS devices, A B+ implant forms the PMOS source and drain regions (typically $1-3 \times 10^{15} \text{ cm}^{-2}$ @ 50 KeV).

• A final high temperature anneal drives-in the junctions and repairs implant damage (typically 30 min @ 900°C or 1 min RTA @ 1000°C).

• An unmasked oxide etch allows contacts to Si and poly regions.

• Ti is deposited by sputtering (typically 100 nm).

Conventional Anneal vs. RTA

~1min

30min. time

1000°C

25°C

EE 143 CMOS Process Flow


CTN 7

- The Ti is reacted in an N_2 ambient, forming $TiSi_2$ and TiN (typically 1 min @ 600 - 700°C).
 - orange = TiN*
 - black = silicide*
 - polysilide*
 - reduce the sheet resistance of the poly-si gate & diffusion junctions*
- Allows interconnection between n+ & p+ polysi gates.
 - soln!*
 - TiN*
 - pmos gate*
 - pn-junction*
 - nmos gate*
- A conformal layer of SiO_2 is deposited by LPCVD (typically 1 μm).
 - thick!*
- CMP is used to planarize the wafer surface.

EE 143 CMOS Process Flow


CTN

8




• Mask #12 is used to define the contact holes. The SiO_2 is etched.

→ Why? ① Helps w/ W metal adhesion.
 ② Serves as barrier against pitting or spillover of metal into silicide




• A thin TiN barrier layer is deposited by sputtering (typically a few tens of nm), followed by W CVD deposition.

← CMP method (w), stop on oxide



• CMP is used to planarize the wafer surface, completing the damascene process.




• Al is deposited on the wafer by sputtering. Mask #13 is used to pattern the Al and plasma etching is used to etch it.

EE 143 CMOS Process Flow

CTN

9



- Intermetal dielectric and second level metal are deposited and defined in the same way as level #1. Mask #14 is used to define contact vias and Mask #15 is used to define metal 2. A final passivation layer of Si_3N_4 is deposited by PECVD and patterned with Mask #16.

There will be more levels of metal \rightarrow Cu.
Use a dual-damascene process.

Differences from older long-channel CMOS:


1. Very thin lightly doped drain (LDD) and source junctions; very small x_j
 2. Very thin gate oxide
 3. Much higher channel & substrate doping
- \rightarrow So why these differences? Answer: punchthrough!

Go to the regular lecture written format to discuss punchthrough.

EE 143 CMOS Process Flow

CTN

10



- Intermetal dielectric and second level metal are deposited and defined in the same way as level #1. Mask #14 is used to define contact vias and Mask #15 is used to define metal 2. A final passivation layer of Si_3N_4 is deposited by PECVD and patterned with Mask #16.

There will be more levels of metal \rightarrow Cu.
Use a dual-damascene process.

Differences from older long-channel CMOS:

1. Very thin lightly doped drain (LDD) and source junctions; very small x_j
 2. Very thin gate oxide
 3. Much higher channel & substrate doping
- \Rightarrow So why these differences? Answer: punchthrough!

Remarks:

- More advanced technologies also require a thinner gate oxide, for reasons explained above
 - \Rightarrow SiO_2 can no longer satisfy, since the gate oxide thicknesses below 1 nm have leakage issues
 - \Rightarrow Newest technologies use ALD high-k oxides (e.g., HfO_2)
- More advanced technologies must reduce as much as possible the interconnect capacitance \Rightarrow low-k inter-metal dielectrics
- The use of LOCOS in this process limits it to 0.18-0.25 μm channel lengths
 - \Rightarrow Any smaller and the LOCOS encroachment it too much
 - \Rightarrow Plus, the topography makes lithography for smaller channel lengths more difficult