

Lecture 25: V_t Implant


- **Announcements:**
- Lab 1 Report previously due Friday, April 23 - change to Monday, April 26, 7 p.m.
- Lab 2 Report will be due Friday, May 7 (during the RRR week), 7 p.m.

Lecture Topics:


- ↳ MOS CV problems & solutions
- ↳ Threshold Implant
 - Threshold voltage
 - Needed ΔV_t
 - V_t Implant Cases

Last Time:


Review MOS CV Curves





CV Curve



Problem w/ CV






Threshold Implant

⇒ implant to fabricate/adjust the threshold voltage V_t of an MOS device

Def.: Threshold Voltage: gate voltage V_G required to produce an inversion layer $V_G - V_s$



Question: How is V_t best adjusted?
What factors most impact V_t ?

$$V_t = \phi_{ms} - \psi_s - \frac{Q_{ss}}{C_{ox}} - \frac{Q_B}{C_{ox}}$$

where ψ_s same as V_{FB}

ϕ_{ms} = work function difference [in V] between gate material and bulk Si

ψ_s = surface potential in Si @ onset of strong inversion $\rightarrow |\phi_f| \sim 0.3V$
= $2\phi_f$ for uniformly doped substrate

Q_{ss} = oxide charge per unit area @ the oxide-Si interface [C/cm^2]

Q_B = charge stored in the depletion region (at the onset of inversion)

$$|Q_B| = \sqrt{2q\epsilon_s N_B (2|\phi_f| + |V_{SB}|)} \quad [C/cm^2]$$

\uparrow conc. in bulk \uparrow reverse bias

$$x_{d,max} = \sqrt{\frac{2\epsilon_s}{q} \frac{1}{N_B} (2|\phi_f| + |V_{SB}|)}$$

C_{ox} = gate oxide capacitance per unit area [F/cm^2]

Case: $V_{SB} = 0$

$$V_t(V_{SB}=0) = V_{t0} = \phi_{ms} - 2\phi_f - \frac{Q_{ss}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}}$$

$$|Q_{B0}| = \sqrt{2q\epsilon_s N_B (2|\phi_f|)}$$

Then:

$$\begin{aligned}
 V_t &= \phi_{ms} - 2\phi_f - \frac{Q_{ss}}{C_{ox}} - \frac{Q_B}{C_{ox}} \\
 &= \underbrace{\phi_{ms} - 2\phi_f - \frac{Q_{ss}}{C_{ox}} - \frac{Q_{B0}}{C_{ox}}}_{V_{t0}} - \frac{Q_B - Q_{B0}}{C_{ox}}
 \end{aligned}$$

$$V_t = V_{t0} - \gamma (\sqrt{2|\Phi_f| + |V_{SB}|} - \sqrt{2|\Phi_f|})$$

$$\gamma = \frac{1}{C_{ox}} \sqrt{2q\epsilon_s N_B}$$

Signs in the V_t equation:

Parameter	NMOS	PMOS
Substrate	p-type	n-type
Φ_{ms} :		
metal gate	-	-
n+ Si gate	-	-
p+ Si gate	+	+
Φ_f	-	+
Q_{B0} (or Q_B)	-	+
Q_{SS}	+	+
γ	-	+
C_{ox}	+	+

Parameters to Adjust:

① $\psi_s = 2\Phi_f$: $\Phi_f = \frac{kT}{q} \ln\left(\frac{N_D}{n_i}\right)$ for n-substrate (n-doping conc.)
 $\Phi_f = \frac{kT}{q} \ln\left(\frac{n_i}{N_A}\right)$ for p-substrate (p-doping conc.)
 Intrinsic conc. for undoped Si

These are logarithmic w/ doping conc.!
 i.e., 10x increase in $N_B \rightarrow 2.3 \frac{kT}{q} \sim 60 \text{ mV}$
 very small change

$\therefore \Phi_f$ not a good way to adjust V_t

② $\Phi_{ms} = \Phi_{f(sub)} - \Phi_{f(gate)} \rightarrow$ ineffective for the same reason as

③ $|Q_B| = \sqrt{2q\epsilon_s N_B (2|\Phi_f| + |V_{SB}|)}$
 can increase $|Q_B|$ w/ $N_B \uparrow$
 (can set significant ΔV_t here)
 ... but if you must increase N_B too much:
 \Rightarrow problems: ① lower carrier mobility, μ
 ② S/D capacitance \uparrow
 ③ lower junction breakdown voltage

* \rightarrow Can also $\Delta V_{FB} \rightarrow \Delta V_t$
 \hookrightarrow impractical \rightarrow many devices would need to have their own well for each area!

④ $C_{ox} \downarrow \rightarrow$ but for low drive

⑤ $\frac{Q_{ss}}{C_{ox}}$: Q_{ss} due to oxide-Si interface charge
 not controllable (oxide)
 \uparrow want to minimize
 but if we could introduce a controlled amount of $Q_{ss} \rightarrow$ best way to get ΔV_t

Ex: Threshold Implant for NMOS
 enhancement implant

