## Midterm 2 Solution

## 1. HONOR CODE

If you have not already done so, please copy the following statements into the box provided for the honor code on your answer sheet, and sign your name.

I will respect my classmates and the integrity of this exam by following this honor code. I affirm:

- I have read the instructions for this exam. I understand them and will follow them.
- All of the work submitted here is my original work.
- I did not reference any sources other than my allocated reference cheat sheet(s).
- I did not collaborate with any other human being on this exam.

2. (a) (2 Points) What are you looking forward to after this midterm? All answers will be awarded full credit.
(b) (2 Points) Tell us about something that makes you happy. All answers will be awarded full credit.

## 3. Circuit Analysis (14 points)

(a) (3 points) Which components violate passive sign convention in Fig. 3.1? In your answer sheet, write down all that apply. For full credit, you must write only components that violate passive sign convention. If you list any other components, you will receive no points.


Figure 3.1: Schematic for part (a).
(1) $R_{1}$
(3) $R_{3}$
(5) $R_{5}$
(7) $V_{s 1}$
(2) $R_{2}$
(4) $R_{4}$
(6) $I_{s}$
(8) $V_{s 2}$

Solution: The only elements that have violated the current flowing into positive and coming out the negative voltage labellings are $R_{3}, R_{4}, V_{s 1}, I_{s}$.
(b) (3 points) Write a KVL expression for the loop drawn in Fig. 3.2, Your answer should be in terms of $u_{1}, u_{2}, u_{3}, u_{4}$, or $u_{5}$ and $V_{s 1}$ and $V_{s 2}$, please do not add labels to the figure. Show your work.


Figure 3.2: Schematic for part (b).

Solution: If we look at the voltage drops around the loop clockwise, we can write the KVL expression as:

$$
\left(0-u_{1}\right)+\left(u_{1}-u_{2}\right)+\left(u_{2}-u_{4}\right)+\left(u_{4}-0\right)=0
$$

We can recognize that $\left(0-u_{1}\right)=-V_{s 1}$ and $u_{2}-u_{4}=V_{s 2}$ to rewrite the expression in another way:

$$
-V_{s 1}+\left(u_{1}-u_{2}\right)+V_{s 2}+\left(u_{4}-0\right)=0
$$

We can also recognize that $\left(u_{1}-u_{2}\right)=R_{1} i_{1}$ and $\left(u_{4}-0\right)=-R_{3} i_{3}$ to rewrite the expression in yet another way:

$$
\left(0-u_{1}\right)+R_{1} i_{1}+\left(u_{2}-u_{4}\right)-R_{3} i_{3}=0
$$

or using voltage sources:

$$
-V_{s 1}+R_{1} i_{1}+V_{s 2}-R_{3} i_{3}=0
$$

Any equivalent variant of the four expressions above are acceptable.
(c) (3 points) Write the expression for KCL at node P in terms of currents $I_{s}, i_{4}$, and $i_{5}$ as labelled in Fig. 3.3. Then, re-write the expression in terms of $I_{s}$, node voltages, and resistances only. The rewritten expression should not contain $i_{4}$, and $i_{5}$. Note that P is a label for a node, and is not a node voltage value. Show your work.


Figure 3.3: Schematic for part (c).

Solution: The first expression is KCL at the node P in terms of currents $I_{s}, i_{4}$, and $i_{5}$. These currents are all leaving the node P , and 0 current enters the node:

$$
0=I_{s}+i_{4}+i_{5}
$$

To re-write the expression in terms of $I_{s}$, node voltages, and resistances only, we recognize using Ohm's law that $i_{4}=\frac{u_{5}-u_{4}}{R_{4}}$ and $i_{5}=\frac{u_{5}}{R_{5}}$. Using this, we re-write the KCL expression as:

$$
0=I_{s}+\frac{u_{5}-u_{4}}{R_{4}}+\frac{u_{5}}{R_{5}}
$$

(d) (2 point) Given the node voltage $u_{4}=3 \mathrm{~V}$ in Fig. 3.4, find the node voltage $u_{2}$. Justify your answer. Hint: You should not have to do many calculations for this part.


Figure 3.4: Schematic for parts (d) and (e).

Solution: $u_{2}=u_{4}+3 \mathrm{~V}=6 \mathrm{~V}$.
(e) (3 point) How would you connect an ammeter to this circuit to measure current flowing through the $3 \Omega$ resistor in Fig. 3.4. Recall that an ammeter is a device that measures current, and its symbol is shown in Fig. 3.5. In your answer sheet, redraw the full schematic from Fig. 3.4 with the ammeter connected correctly.


Figure 3.5: Ammeter symbol.

Solution: The ammeter must be placed in series with the element the current is passing through. As such, it must be placed in series with the $3 \Omega$ resistor. It can be placed on either side of the resistor.


Figure 3.6: Ammeter placement to measure current flowing through the $3 \Omega$ resistor.

## 4. Take a Load Off (9 points)

Your 16A TA Amanda is an undergraduate researcher in Berkeley's power electronics lab, where she is working on building power converters to drive motors on electric aircraft.
As a part of her project, Amanda is building a piece of test equipment known as a resistive load bank. You are helping her do the calculations!
(a) (2 points) Consider the model in Figure (4.1) for the resistive load bank.

The load resistor $R_{\mathrm{L}}=100 \Omega$ and $V_{\mathrm{S}}=100 \mathrm{~V}$. When the switch is closed, what is value of the power dissipated by $R_{\mathrm{L}}$ ? Show your work. The switch is ideal for this part, i.e. it acts a wire when it is closed.


Figure 4.1: Model of resistive load bank in a circuit.

## Solution:

$$
\begin{aligned}
P & =\frac{V_{S}^{2}}{R_{L}} \\
P & =\frac{100^{2}}{100} \\
P & =100 \mathrm{~W}
\end{aligned}
$$

(b) (3 points) Consider again the circuit from Figure (4.1) with the switch closed. Assume that the load resistor $R_{\mathrm{L}}=100 \Omega$ can dissipate a max of $P_{\max }=2.5 \mathrm{~kW}=2.5 \cdot 10^{3} \mathrm{~W}$ without exceeding thermal limitations. What is that maximum value of $V_{S}$ you can use without exceeding the thermal limits? Show your work. You may assume the switch is ideal, i.e., it acts a wire when it is closed.
Solution: Consider when the switch is closed; the power dissipated by the resistor is

$$
P_{\max }=\frac{V_{\mathrm{S}, \text { max }}^{2}}{R_{\mathrm{L}}}
$$

Solving for $V_{\mathrm{S}, \text { max }}$ :

$$
\begin{gathered}
V_{\mathrm{S}, \text { max }}=\sqrt{P_{\text {max }} R_{\mathrm{L}}} \\
V_{\mathrm{S}, \max }=\sqrt{\left(2.5 \cdot 10^{3}\right)(100)} \\
V_{\mathrm{S}, \max }=500 \mathrm{~V}
\end{gathered}
$$

(c) (4 points) For this part, we will no longer assume the switch is ideal; instead, the closed switch has a nonzero on-resistance $R_{\text {on }}$, as shown in Figure (4.2). You found the $R_{\text {on }}$ dissipating 2.5 W at load current $I_{\mathrm{L}}=5 \mathrm{~A}$, as shown in Figure (4.2). What is the value of $R_{\text {on }}$ ? Show your work.


Figure 4.2: Resistive load bank in a circuit with a non-ideal switch.
Solution: Consider when the switch is closed; the power dissipated by the resistor is

$$
P_{\mathrm{sw}}=I_{\mathrm{L}}^{2} R_{\mathrm{on}}
$$

Solving for $R_{\text {on }}$ :

$$
\begin{gathered}
R_{\mathrm{on}}=\frac{P_{\mathrm{sw}}}{I_{\mathrm{L}}^{2}} \\
R_{\mathrm{on}}=\frac{2.5}{5^{2}} \\
R_{\mathrm{on}}=0.1 \Omega
\end{gathered}
$$

## 5. Stay Tuned ( $\mathbf{1 5}$ points)

$P G \& E$ just announced another power outage and you desperately need a radio transmitter to battle the impending telecommunication doom! You need to build an antenna tuner, which is a variable resistor to control the power of the transmitter signal.
This tuner consists of two identical resistive bars ( $M_{1}$ and $M_{2}$ ) of length $L$, and a cross-sectional area of $A$, as shown in Figure 5.1. The strips are made of a material with resistivity $\rho$. The resistive bars are connected with ideal electrical wires in the following configuration:


Figure 5.1: Resistive metal bars connected through ideal wires.
(a) (4 points) Let $R_{U V}$ be the equivalent resistance between nodes $U$ and $V$ in Figure 5.1. Write an expression for $R_{U V}$ in terms of $L, A, \rho$ and other numerical values. Show your work.
Solution: $M_{1}$ and $M_{2}$ have the following resistances:

$$
\begin{aligned}
& R_{M 1}=\frac{\rho L}{A} ; \\
& R_{M 2}=\frac{\rho L}{A} .
\end{aligned}
$$

These two resistors are connected in series. So the equivalent resistance is given by

$$
R_{U V}=R_{M 1}+R_{M 2}=\frac{\rho L}{A}+\frac{\rho L}{A}=\frac{2 \rho L}{A} .
$$

(b) (6 points) The resistive bar $M_{1}$ is flexible, so if we press any point on it a contact is made between $M_{1}$ and $M_{2}$. As shown in Figure 5.2, a sliding contact is used to make a contact at position $x_{0}$.


Figure 5.2: Sliding switch making a contact between $M_{1}$ and $M_{2}$.
(i) Draw a circuit diagram that represents the scenario in Figure 5.2. The sliding contact has no resistance and acts like a wire when the contact is made. Hint: Your diagram should have four resistors.
(ii) Express the equivalent resistance between nodes $U$ and $V$, i.e., $R_{U V}$ in terms of $L, x_{0}, A, \rho$ and other numerical values, when the sliding contact is present.
(iii) Assume $x_{0}=8 \mathrm{~cm}, L=10 \mathrm{~cm}, A=10^{-3} \mathrm{~cm}^{2}$, and $\rho=5 \times 10^{-3} \Omega \mathrm{~cm}$. Find the value of $R_{U V}$ when the sliding contact is present. Show your work.

## Solution:

(i) The sliding contact can be modeled as a wire with no resistance. The segments of $M_{1}$ on both sides of the contact can be modeled as two resistors: $R_{1}$ and $R_{2}$. Similarly the segments of $M_{2}$ on both sides of the contact can be modeled as two resistors $R_{3}$ and $R_{4}$. So the circuit diagram representing the metal strips with sliding contact is the following:

(ii) The resistances in the diagram are given by:

$$
R_{1}=\frac{\rho x_{0}}{A}, \quad R_{2}=\frac{\rho\left(L-x_{0}\right)}{A}, \quad R_{3}=\frac{\rho x_{0}}{A}, \quad \text { and } \quad R_{4}=\frac{\rho\left(L-x_{0}\right)}{A}
$$

$R_{1}$ and $R_{3}$ are shorted by the sliding contact, so they are not not going to contribute to the equivalent resistance. This means that if we apply a voltage across terminals $U$ and $V$, no current will go through $R_{1}$ and $R_{3}$, as the sliding contact offers a path with zero resistance. The equivalent resistance $R_{U V}$ is given by the series combination of $R_{2}$ and $R_{4}$ only:

$$
R_{U V}=R_{2}+R_{4}=\frac{\rho\left(L-x_{0}\right)}{A}+\frac{\rho\left(L-x_{0}\right)}{A}=\frac{2 \rho\left(L-x_{0}\right)}{A} .
$$

(iii) The value of $R_{U V}$ can be found by plugging in $p=8 \mathrm{~cm}$ in the above equation:

$$
R_{U V}=\frac{2 \rho(L-8)}{A}=\frac{2 \times 5 \times 10^{-3} \Omega \mathrm{~cm}(10 \mathrm{~cm}-8 \mathrm{~cm})}{10^{-3} \mathrm{~cm}^{2}}=20 \Omega .
$$

(c) (5 points) Now let us model the transmitter as a voltage source $V_{S}$, in series with a resistor $R_{S}$, while our antenna tuner is represented by $R_{U V}$. The circuit model is shown in Figure 5.3.


Figure 5.3: Circuit model for the radio transmitter.
In order to prevent damage to the tuner, we need to make sure that the current through $R_{U V}$ never exceeds 0.1 A . Assuming $20 \Omega \leq R_{U V} \leq 80 \Omega$ and $R_{S}=50 \Omega$, find the maximum allowable value of $V_{S}$, so that $I_{U V} \leq 0.1 \mathrm{~A}$ for the full range of $R_{U V}$. Show your work.
Solution: Resistances $R_{S}$ and $R_{U V}$ are in series, so their equivalent is given by $R_{e q}=R_{S}+R_{U V}$. So using Ohm's law we can calculate $I_{U V}$ :

$$
\begin{array}{r}
I_{U V}=\frac{V_{S}}{R_{e q}} \\
\Longrightarrow I_{U V}=\frac{V_{S}}{R_{U V}+R_{S}}
\end{array}
$$

Now the current $I_{U V}$ will be maximum when $R_{e q}$ is minimum, i.e. when $R_{U V}$ is minimum. So the minimum $I_{U V, \max }=0.1 A$ will occur when $R_{U V}=R_{U V, \min }=20 \Omega$. So we have:

$$
\begin{array}{r}
I_{U V, \max }=\frac{V_{S, \max }}{R_{U V, \min }+R_{S}} \\
\Longrightarrow 0.1 \mathrm{~A}=\frac{V_{S, \max }}{20 \Omega+50 \Omega} \\
\Longrightarrow V_{S, \max }=7 \mathrm{~V}
\end{array}
$$

## 6. Resistive Touchscreens ( 15 points)

We have an H -shaped grid of resistors as shown in Fig.6.1] that we would like to use as a touchscreen. Points $P_{00}, P_{10}, P_{01}, P_{11}, P_{02}$, and $P_{12}$ are depicted by the black dots. Throughout this question, measuring a voltage at a certain point means connecting the + terminal of a voltmeter to the black dot corresponding to that point and the - terminal of the voltmeter to the ground node. Note that all resistors are $1 \mathrm{k} \Omega$.


Figure 6.1: A schematic of the H -shaped resistive touchscreen.
(a) (3 points) What are the voltages measured at each of the 6 points $P_{00}, P_{10}, P_{01}, P_{11}, P_{02}$, and $P_{12}$ in Fig. 6.1: Show your work.
Solution: $\quad P_{00}$ and $P_{10}$ are connected to ground, so $P_{00}=P_{10}=0 V . P_{02}$ and $P_{12}$ are connected to the supply node, so $P_{02}=P_{12}=5 \mathrm{~V}$. Since all the resistor values are equal, we have symmetry in the circuit, and the voltages at the intermediate points $P_{01}$ and $P_{11}$ are the same. Therefore, there is no current flowing through the horizontal resistor, i.e. there is no voltage drop across that resistor. So we can remove it from our calculations. Doing so, we are simply left with voltage division: $P_{01}=P_{11}=$ $5 V \frac{R}{R+R}=2.5 V$.
(b) (3 points) Can we determine the horizontal position ( $x$-coordinate) of touch using this touchscreen in Fig. 6.1? Can we determine the vertical position ( $y$-coordinate) of touch using this touchscreen? For each direction, if you can, explain why. If you cannot, explain why not. Note that the $x$ and $y$ axes are drawn on the figure for your convenience.
Solution: We cannot determine the horizontal position since the voltage does not change if we move between points horizontally. Specifically, $P_{00}=P_{10}, P_{01}=P_{11}$, and $P_{02}=P_{12}$, so the voltage does not change if we only change the $x$-coordinate.
We can determine determine the vertical position since the voltage changes if we move between points vertically. Specifically, $P_{00} \neq P_{01} \neq P_{02}$ and $P_{10} \neq P_{11} \neq P_{12}$, so we detect a voltage change if we change the y-coordinate.

Question continues on next page.
(c) (6 points) Your friend at Stanford proposes using a different resistive touchscreen shown in Fig. 6.2, Note that there is a mix of $1 \mathrm{k} \Omega$ and $2 \mathrm{k} \Omega$ resistors, and they accidentally connected a wire between $P_{11}$ and $P_{10}$.
(i) Your friend claims to measure a voltage of 0 V . Can you identify where the touch happened? If a point exists, write it. If multiple points exist, list them. If no points exist, say so. Explain your answer. Note that the measurement circuit is not shown in the figure.
(ii) Then your friend claims to measure a voltage of 2.5 V . Can you identify where the touch happened? If a point exists, write it. If multiple points exist, list them. If no points exist, say so. Explain your answer. Note that the measurement circuit is not shown in the figure.


Figure 6.2: A touchscreen proposed by your Stanford friend for part (c).

## Solution:

(i) We can identify at which points the touch occurs, however we cannot identify the point uniquely since multiple points have a voltage of 0 V . These points are $P_{00}, P_{10}$, and $P_{11}$, since they are all connected to ground (i.e. $P_{00}=P_{10}=P_{11}=0 \mathrm{~V}$ ).
(ii) We'd like to re-draw a simplified circuit. Note that the $2 k \Omega$ resistor between $P_{11}$ and $P_{10}$ are connected to ground on both sides, so we can remove that resistor. We can also note that $P_{11}$ is a ground node. We can re-draw the the circuit to solve for the voltage at $P_{01}$ :


Note that we have two parallel resistors, each of $2 k \Omega$, connecting $P_{01}$ to ground. We can therefore re-draw the circuit as:


We can therefore solve for the voltage at $P_{01}$ as a voltage division of $5 \mathrm{~V}: P_{01}=5 \mathrm{~V} \frac{1 \mathrm{k} \Omega}{1 \mathrm{k} \Omega+1 \mathrm{k} \Omega}=2.5 \mathrm{~V}$. No other point on the circuit has this voltage. Therefore, yes, we can identify where the touch happened, and we can do so uniquely as there is only one point that exists with this voltage: $P_{01}$.
(d) (3 points) You are now given the resistor grid shown in Fig.6.3. Your goal is to uniquely determine the horizontal position ( $x$-coordinate) of a touch. How would you connect your voltage source to do this? In your answer sheet, redraw the full circuit with the voltage source terminals connected to the correct nodes.


Figure 6.3: Resistor grid for part (d).

## Solution:

Any connection that results in unique voltages along x -axis is valid. For this grid, this occurs when the terminals of the voltage source are connected to points with different x-coordinates. For example, in the solution below, voltages at $\mathrm{x}=2$ (i.e. $Q_{20}$ and $Q_{21}$ ) are all 5 V , $\mathrm{x}=1$ (i.e. $Q_{10}$ and $Q_{11}$ ) are all 2.5 V , and $\mathrm{x}=0$ (i.e. $Q_{00}$ and $Q_{01}$ ) are all 0 V . Voltages in y-axis are ambiguous.


Another acceptable configuration is shown below. Voltages at $\mathrm{x}=2$ (i.e. $Q_{20}$ and $Q_{21}$ ) are all 4 V and at $\mathrm{x}=0$ (i.e. $Q_{00}$ and $Q_{01}$ ) are all 0 V . Voltages at $\mathrm{x}=1, \mathrm{y}=0$ (i.e. $Q_{10}$ ) is 3 V and at $\mathrm{x}=1, \mathrm{y}=1$ (i.e. $Q_{11}$ ) is 5 V . Note that each x -coordinate has at least one unique voltage, we we can determine the x -axis.


Any equivalent schematic of the two configurations above is acceptable.

## 7. Superposition (23 points)

For this question, we will analyze the circuit shown below with the two current sources of strength $I_{A}$ and $I_{B}$ as inputs. It may be observed that the network of resistors shown in the circuit is symmetric. We will first solve this circuit for symmetric inputs $I_{A}=I_{B}$, and then for anti-symmetric inputs $I_{A}=-I_{B}$. Using these two results, we we will solve the circuit for arbitrary inputs $I_{A}, I_{B}$.

(a) (6 points) Consider the following circuit in Fig. 7.1 with symmetric inputs, $I_{A}=I_{B}=1 \mathrm{~A}$. Using superposition, solve for the node voltages at the nodes marked $u_{1}, u_{2}$ and $u_{3}$. Show your work and justify your answer.
(Hint: You should find that the node voltages $u_{1}$ and $u_{3}$ will be the same, that is, $u_{1}=u_{3}$.)


Figure 7.1: Schematic for part (a).

## Solution:

## Current source $I_{B}$ zeroed out.



We show one solution approach using series/parallel equivalence and Ohm's law. We can redraw this circuit as follows:


Using Ohm's Law and noting that $2|\mid 6=1.5$ we find

$$
\begin{array}{lr}
u_{2 a}=I_{A} \cdot 1 \Omega & =1 \mathrm{~V} \\
u_{1 a}=u_{2 a}+I_{A} \cdot 1.5 \Omega & =2.5 \mathrm{~V}
\end{array}
$$

To find $u_{3 a}$, we note that the current flowing through the $4 \Omega$ and $2 \Omega$ resistors in the top branch clockwise is (using Ohm's Law):

$$
I_{t o p}=\frac{\left(u_{1 a}-u_{2 a}\right) \mathrm{V}}{6 \Omega}=\frac{1.5 \mathrm{~V}}{6 \Omega}=0.25 \mathrm{~A} .
$$

And then applying Ohm's Law again across the $4 \Omega$ resistor, we find:

$$
\begin{aligned}
& u_{1 a}-u_{3 a}=I_{\text {top }} \cdot 4 \Omega=0.25 \mathrm{~A} \cdot 4 \Omega=1 \mathrm{~V} \\
& \Rightarrow u_{3 a}=u_{1 a}-1 \mathrm{~V}=2.5 \mathrm{~V}-1 \mathrm{~V}=1.5 \mathrm{~V}
\end{aligned}
$$

So we have found:

$$
\begin{aligned}
& u_{1 a}=2.5 \mathrm{~V} \\
& u_{2 a}=1 \mathrm{~V} \\
& u_{3 a}=1.5 \mathrm{~V} .
\end{aligned}
$$

## Current source $I_{A}$ zeroed out.



This circuit is very similar to when $I_{B}$ is zeroed out, just with the relative positions of the nodes with respect to the active current source modified. So we can observe that:

$$
\begin{array}{lr}
u_{1 b}=u_{3 a} & =1.5 \mathrm{~V} \\
u_{2 b}=u_{2 a} & =1 \mathrm{~V} \\
u_{3 b}=u_{1 a} & =2.5 \mathrm{~V} .
\end{array}
$$

Both current sources $I_{A}$ and $I_{B}$ active. We simply find the sum to see what happens when both $I_{A}$ and $I_{B}$ are active.

$$
\begin{array}{lr}
u_{1}=u_{1 a}+u_{1 b} & =2.5 \mathrm{~V}+1.5 \mathrm{~V}=4 \mathrm{~V} \\
u_{2}=u_{2 a}+u_{2 b} & =1 \mathrm{~V}+1 \mathrm{~V}=2 \mathrm{~V} \\
u_{3}=u_{3 a}+u_{3 b} & =1.5 \mathrm{~V}+2.5 \mathrm{~V}=4 \mathrm{~V}
\end{array}
$$

(b) (6 points) Consider the following circuit in Fig. 7.2 with anti-symmetric inputs, $I_{A}=1 \mathrm{~A}$ and $I_{B}=$ -1 A . Using superposition solve for the node voltages at the nodes marked $u_{1}, u_{2}$ and $u_{3}$. Show your work and justify your answer.
(Hint: You should find that $u_{1}=-u_{3}$.)


Figure 7.2: Schematic for part (b).

Solution: This solution mostly follows the same logic as in part (a). We simply need to account for the different direction of the current source $I_{B}$.

## Current source $I_{B}$ zeroed out.



We analyzed this same circuit in part (a) and arrive at the same results:

$$
\begin{aligned}
& u_{1 a}=2.5 \mathrm{~V} \\
& u_{2 a}=1 \mathrm{~V} \\
& u_{3 a}=1.5 \mathrm{~V} .
\end{aligned}
$$

## Current source $I_{A}$ zeroed out.



As with part (a), due to symmetry, we can use the results from the case where only the current source $I_{A}$ is active. However, since $I_{B}$ is "flipped" relative to part (a) - i.e. the value of $I_{B}$ is negative - we simply need to scale our answers from part (a) by -1 . Taking the symmetry and sign information into account, we arrive at:

$$
\begin{array}{lr}
u_{1 b}=-u_{3 a} & =-1.5 \mathrm{~V} \\
u_{2 b}=-u_{2 a} & =-1 \mathrm{~V} \\
u_{3 b}=-u_{1 a} & =-2.5 \mathrm{~V}
\end{array}
$$

Both current sources $I_{A}$ and $I_{B}$ active. We simply find the sum to see what happens when both $I_{A}$ and $I_{B}$ are active.

$$
\begin{array}{lr}
u_{1}=u_{1 a}+u_{1 b} & =2.5 \mathrm{~V}-1.5 \mathrm{~V}=1 \mathrm{~V} \\
u_{2}=u_{2 a}+u_{2 b} & =1 \mathrm{~V}-1 \mathrm{~V}=0 \mathrm{~V} \\
u_{3}=u_{3 a}+u_{3 b} & =1.5 \mathrm{~V}-2.5 \mathrm{~V}=-1 \mathrm{~V} .
\end{array}
$$

(c) (3 points)

Now consider Fig. 7.3, where $I_{A}=2 \mathrm{~A}$ and $I_{B}=2 \mathrm{~A}$; in other words, we double the current sources from part (a). Here, as well as in the earlier circuits, the node voltages $u_{1}, u_{2}$ and $u_{3}$ can be represented by the vector $\vec{u}=\left[\begin{array}{l}u_{1} \\ u_{2} \\ u_{3}\end{array}\right]$.
Assume that when $I_{A}=1 \mathrm{~A}$ and $I_{B}=1 \mathrm{~A}$ as part (a), the solution was given by $\vec{u}=\left[\begin{array}{l}u_{1} \\ u_{2} \\ u_{3}\end{array}\right]=\left[\begin{array}{l}\alpha \\ \beta \\ \alpha\end{array}\right]$. What are the new node voltages, $\vec{u}=\left[\begin{array}{l}u_{1} \\ u_{2} \\ u_{3}\end{array}\right]$, in Fig. 7.3 , when $I_{A}=2 \mathrm{~A}$ and $I_{B}=2 \mathrm{~A}$ ? Write your answer in terms of $\alpha$ and $\beta$. You do not need to use any of the work from parts (a) and (b) to solve this part. Justify your answer.
Hint: It might be helpful to think of the circuit as being represented by a system of equations given as:

$$
\boldsymbol{A} \vec{u}=\vec{b},
$$

where $\boldsymbol{A} \in \mathbb{R}^{3 \times 3}, \vec{u}=\left[\begin{array}{l}u_{1} \\ u_{2} \\ u_{3}\end{array}\right]$ and $\vec{b}=\left[\begin{array}{c}I_{A} \\ 0 \\ I_{B}\end{array}\right]$. However, you do not need to find $\mathbf{A}$ to solve this problem.


Figure 7.3: Schematic for part (c).

Solution: We were given that when $I_{A}=I_{B}=1 \mathrm{~A}$,

$$
\vec{u}=\left[\begin{array}{l}
u_{1} \\
u_{2} \\
u_{3}
\end{array}\right]=\left[\begin{array}{l}
\alpha \\
\beta \\
\alpha
\end{array}\right]=\mathbf{A}^{-1}\left[\begin{array}{l}
1 \\
0 \\
1
\end{array}\right]
$$

Now when $I_{A}=I_{B}=2 \mathrm{~A}$ (that is, if we double the currents), then we find the following:

$$
\vec{u}=\mathbf{A}^{-1}\left[\begin{array}{l}
2 \\
0 \\
2
\end{array}\right]=2 \mathbf{A}^{-1}\left[\begin{array}{l}
1 \\
0 \\
1
\end{array}\right]=2\left[\begin{array}{l}
\alpha \\
\beta \\
\alpha
\end{array}\right]
$$

(d) (8 points) Assume that when $I_{A}=1 \mathrm{~A}$ and $I_{B}=1 \mathrm{~A}$ (also known as "common mode"), the node voltages were given by $\vec{u}_{c m}=\left[\begin{array}{l}u_{1} \\ u_{2} \\ u_{3}\end{array}\right]=\left[\begin{array}{c}\alpha \\ \beta \\ \alpha\end{array}\right]$. Also, assume that when $I_{A}=1 \mathrm{~A}$ and $I_{B}=-1 \mathrm{~A}$ (also known as "differential mode"), the node voltages were given by $\vec{u}_{d m}=\left[\begin{array}{l}u_{1} \\ u_{2} \\ u_{3}\end{array}\right]=\left[\begin{array}{c}\gamma \\ 0 \\ -\gamma\end{array}\right]$.
Consider the circuit shown below in Fig. 7.4, with current sources of strengths $I_{A}=6 \mathrm{~A}$ and $I_{B}=2 \mathrm{~A}$. Find the node voltages, $\vec{u}=\left[\begin{array}{l}u_{1} \\ u_{2} \\ u_{3}\end{array}\right]$, in terms of $\alpha, \beta$ and $\gamma$. You do not need to use any of the work from parts (a) and (b) to solve this part. Show your work and justify your answer. You do not have to use to NVA to solve this part, there is an easier solution.


Figure 7.4: Schematic for part (d).

Hint: Again, as before, it might be helpful to think of the circuit as being represented by a system of equations given as:

$$
\boldsymbol{A} \vec{u}=\vec{b}
$$

where $\boldsymbol{A} \in \mathbb{R}^{3 \times 3}, \vec{u}=\left[\begin{array}{l}u_{1} \\ u_{2} \\ u_{3}\end{array}\right]$ and $\vec{b}=\left[\begin{array}{c}I_{A} \\ 0 \\ I_{B}\end{array}\right]$. However, you do not need to find $\mathbf{A}$ to solve this problem.
Can you write $\vec{b}$ as a linear combination of two vectors that correspond to the circuits you have already solved?
Solution: We are given the following facts:

$$
\begin{array}{ll}
\overrightarrow{u_{c m}}=\mathbf{A}^{-1}\left[\begin{array}{l}
1 \\
0 \\
1
\end{array}\right] & =\left[\begin{array}{c}
\alpha \\
\beta \\
\alpha
\end{array}\right] \\
\overrightarrow{u_{d m}}=\mathbf{A}^{-1}\left[\begin{array}{c}
1 \\
0 \\
-1
\end{array}\right] & =\left[\begin{array}{c}
\gamma \\
0 \\
-\gamma
\end{array}\right]
\end{array}
$$

Using the provided hint, we can decompose the current sources $I_{A}=6 \mathrm{~A}$ and $I_{B}=2 \mathrm{~A}$ into common and differential mode components as follows:

$$
\left[\begin{array}{l}
6 \\
0 \\
2
\end{array}\right]=\left[\begin{array}{l}
4 \\
0 \\
4
\end{array}\right]+\left[\begin{array}{c}
2 \\
0 \\
-2
\end{array}\right]
$$

So that means that we can find the node potentials $\vec{u}$ as follows:

$$
\vec{u}=\mathbf{A}^{-1}\left(\left[\begin{array}{l}
4 \\
0 \\
4
\end{array}\right]+\left[\begin{array}{c}
2 \\
0 \\
-2
\end{array}\right]\right)=4 \mathbf{A}^{-1}\left[\begin{array}{l}
1 \\
0 \\
1
\end{array}\right]+2 \mathbf{A}^{-1}\left[\begin{array}{c}
1 \\
0 \\
-1
\end{array}\right]=4 \overrightarrow{u_{c m}}+2 \overrightarrow{u_{d m}}
$$

So we arrive at the final answer:

$$
\vec{u}=\left[\begin{array}{c}
4 \alpha+2 \gamma \\
4 \beta \\
4 \alpha-2 \gamma
\end{array}\right]
$$

Note that this corresponds to solving the following two circuits, and superposing their solutions.


## 8. DRAM (Dynamic Random Access Memory) Cell ( 28 points)

You are on a research team investigating the design of Dynamic Random Access Memory (DRAM) cells to improve their performance!


Figure 8.1: A DRAM cell consisting of an access switch and a capacitive storage element, $C_{\text {DRAM }}$.
(a) (3 points) You are making a capacitor with a new insulating material between the DRAM capacitor plates. The DRAM capacitor has the following properties:

- $C_{D R A M}$ plate area, $A=1 \mu \mathrm{~m} \times 10 \mu \mathrm{~m}=10^{-11} \mathrm{~m}^{2}$,
- Distance between $C_{D R A M}$ plates, $d=40 \mathrm{~nm}=4 \times 10^{-8} \mathrm{~m}$,
- Permittivity of the material between the $C_{D R A M}$ plates, $\varepsilon=40 \varepsilon_{0} \mathrm{~F} / \mathrm{m}$, where $\varepsilon_{0}$ is the permittivity of free space.
What is the capacitance of a DRAM capacitor, $C_{\text {DRAM }}$, in terms of $\varepsilon_{0}$ and other numerical values. Show your work. You do not need to substitute the value of $\varepsilon_{0}$.
Solution: Applying the capacitance formula, we obtain:

$$
\begin{aligned}
C_{D R A M}=\frac{\varepsilon A}{d}=\frac{40 \varepsilon_{0} A}{d} & =(40) \cdot \varepsilon_{0} \cdot \frac{1 \mu \mathrm{~m} \times 10 \mu \mathrm{~m}}{40 \mathrm{~nm}} \\
& =40 \cdot \varepsilon_{0} \cdot \frac{\left(1 \times 10^{-6}\right)\left(1 \times 10^{-5}\right)}{4 \times 10^{-8}} \\
& =10 \cdot \varepsilon_{0} \cdot\left(1 \times 10^{-3}\right) \\
& =0.01 \varepsilon_{0}
\end{aligned}
$$

(b) (3 points) Now let's consider the case in Figure 8.2, which is the setup after the switch in Figure 8.1 is closed at time $t=0$. When the switch is closed it starts conducting a current $I_{\text {switch }}$, as shown in Figure 8.2 .

Assume that $C_{\text {DRAM }}$ has no charge stored on it at $t=0$ seconds, i.e. it has no initial charge. Let $I_{\text {switch }}=90 \mathrm{pA}=9 \times 10^{-11} \mathrm{~A}$, and $C_{\mathrm{DRAM}}=90 \mathrm{fF}=9 \times 10^{-14} \mathrm{~F}$.
Find the value of $V_{\text {out }}$ at $t=1 \mathrm{~ms}=10^{-3} \mathrm{~s}$. Show your work.


Figure 8.2: Ideal DRAM cell.

## Solution:

Recall the basic capacitor-charge-voltage relationship $Q=V C$. Differentiating both sides with respect to time, we obtain $\frac{d Q}{d t}=C \frac{d V}{d t}$.


A single KCL equation at node $u_{1}$ gives $I_{\text {switch }}=i_{1}$, where $i_{1}=\frac{d Q}{d t}=C_{D R A M} \frac{d V_{\text {out }}}{d t}$. We integrate and solve for $V_{\text {out }}(t)$ at $t=1 \mathrm{~ms}$ as follows:

$$
\begin{aligned}
& I_{\text {switch }}=C_{D R A M} \frac{d V_{\text {out }}}{d t} \\
& \Longrightarrow \frac{d V_{\text {out }}}{d t}=\frac{I_{\text {switch }}}{C_{\text {DRAM }}} \\
& \int \frac{d V_{\text {out }}}{d t}=\int_{0}^{t} \frac{I_{\text {switch }}}{C_{D R A M}} d \tau \\
& \therefore V_{\text {out }}(t)=\frac{I_{\text {switch }}}{C_{D R A M}} t+V_{\text {out }}(0)=\frac{I_{\text {switch }}}{C_{D R A M}} t \\
& V_{\text {out }}(t=1 \mathrm{~ms}) \\
&=\frac{I_{\text {switch }}}{C_{\text {DRAM }}} \times 1 \mathrm{~ms} \\
&=\frac{90 \mathrm{pA}}{90 \mathrm{fF}} \times 1 \mathrm{~ms} \\
&=1 \mathrm{~V}
\end{aligned}
$$

(c) (5 points) Unfortunately, in reality, our access switch is not ideal and has a parasitic capacitance $C_{\text {switch }}$, which gets added to the circuit when the switch is closed. $C_{\text {switch }}$ affects the DRAM write speed, i.e. how fast $C_{D R A M}$ can be charged.
Find rate of change of $V_{\text {out }}$, i.e. $\frac{d V_{\text {out }}}{d t}$, as a function of $C_{D R A M}, C_{\text {switch }}$ and $I_{\text {switch }}$ for both (i) the ideal circuit circuit without $C_{\text {switch }}$, as shown in the left side of Figure 8.3 and (ii) the non-ideal circuit circuit with $C_{\text {switch }}$, as shown in the right side of Figure 8.3. Show your work.
Then compare $\frac{d V_{\text {out }}}{d t}$ values for both circuits. A larger $\frac{d V_{\text {out }}}{d t}$ means faster write speed.
Which circuit has faster write speed? Justify your answer.


Figure 8.3: Left: Circuit without parasitic capacitance. Right: Circuit with parasitic capacitance.

Solution: We rewrite the $\frac{d V_{\text {out }}}{d t}$ from the previous parts as follows.
Without the effect of $C_{\text {switch }}$ :

$$
\frac{d V_{\text {out }}}{d t}=\frac{I_{\text {switch }}}{C_{\text {DRAM }}}
$$

With the effect of switch capacitance: The equivalent capacitance is given by $C_{e q}=C_{\text {switch }}+C_{\text {DRAM }}$, since $C_{\text {switch }}$ and $C_{\text {DRAM }}$ are in parallel.

$$
\frac{d V_{\text {out }}}{d t}=\frac{I_{\text {switch }}}{C_{\text {switch }}+C_{\text {DRAM }}}
$$

Clearly, if a switch capacitance $C_{\text {switch }}$ is present, then $\frac{d V_{\text {out }}}{d t}$ will be smaller as the fraction in the expression will have a larger denominator, hence the change in the output voltage will be slower. This implies that the write speed will be reduced if $C_{\text {switch }}$ is present.
(d) (3 points) Assume you want to build an array of DRAM capacitors. You start by connecting two DRAM capacitors in parallel and charging them with a voltage source with value $V_{D D}$, as shown in Figure 8.4. Each DRAM capacitor has a capacitance value of $C_{\text {DRAM }}$.


Figure 8.4: DRAM capacitors in parallel are charged.

When the capacitors are charged, how much total energy is going to be stored in both DRAM capacitors together? Show your work. Your answer should be a function of $C_{\text {DRAM }}$ and $V_{D D}$.
Solution:
Here, we apply the equation $E=\frac{1}{2} C V^{2}$ to find the energy stored on a capacitor. So the energy stored on both capacitors is given by:
Method I: Energy stored on the capacitors are: $E_{1}=C_{\text {DRAM }} \cdot\left(V_{D D}\right)^{2}$ and $E_{2}=C_{\text {DRAM }} \cdot\left(V_{D D}\right)^{2}$. So we can find the total energy by

$$
\begin{aligned}
E_{\text {tot }} & =E_{1}+E_{2}=2 \cdot \frac{1}{2} C_{\mathrm{DRAM}} \cdot\left(V_{D D}\right)^{2} \\
& =C_{\mathrm{DRAM}} \cdot\left(V_{D D}\right)^{2}
\end{aligned}
$$

Method II: The capacitors are in parallel, so the equivalent capacitance is given by $C_{e q}=C_{\text {DRAM }}+$ $C_{\text {DRAM }}=2 C_{\text {DRAM }}$. The voltage across the parallel combination is $V_{D D}$. So the energy stored in $C_{e q}$ is given by:

$$
\begin{aligned}
E_{\text {tot }} & =\frac{1}{2} C_{\mathrm{eq}} \cdot\left(V_{D D}\right)^{2} \\
& =\frac{1}{2} \times 2 C_{\mathrm{DRAM}} \cdot\left(V_{D D}\right)^{2} \\
& =C_{\mathrm{DRAM}} \cdot\left(V_{D D}\right)^{2}
\end{aligned}
$$

(e) (6 points) Finally! You make it to the lab! Unfortunately, you accidentally wind up introducing an additional capacitive component, $C_{\text {mistake }}$.
Before your grad student mentor finds out your mistake, you'd like to quickly add an additional capacitor $C_{\text {fix }}$, as shown in in Figure 8.5, so that the equivalent capacitance between nodes $a$ and $b$ becomes the same as $C_{\text {DRAM }}$.


Figure 8.5: Your fabricated DRAM cell with an additional mistake capacitance, $C_{\text {mistake }}$, and a capacitance intentionally added to fix the mistake, $C_{\text {fix }}$.

Find the expression for $C_{\text {fix }}$ so that the equivalent capacitance between nodes $a$ and $b$ is $C_{\text {DRAM }}$ Assume $C_{\text {mistake }}>C_{\text {DRAM. }}$. Show your work. Your answer should be in terms of $C_{\text {DRAM }}$ and $C_{\text {mistake }}$.
Hint: You can start by expressing equivalent capacitance of the network in the dashed box as a function of $C_{D R A M}, C_{f i x}$ and $C_{\text {mistake }}$.

## Solution:

The key here is to recognize the series + parallel combination of all three capacitances in the picture, and to equate the result to the desired equivalent capacitance (in this case, $C_{\text {equiv }}=C_{\mathrm{DRAM}}$ ). Therefore, we will set up the expression for equivalent capacitance $C_{\text {equiv }}$ and rearrange to solve for $C_{\text {fix }}$.

$$
\begin{aligned}
C_{\text {equiv }} & =\left(\frac{1}{C_{\text {mistake }}}+\frac{1}{C_{\mathrm{DRAM}}+C_{\mathrm{fix}}}\right)^{-1} \\
\Longrightarrow C_{\mathrm{DRAM}} & =\left(\frac{1}{C_{\text {mistake }}}+\frac{1}{C_{\mathrm{DRAM}}+C_{\mathrm{fix}}}\right)^{-1}
\end{aligned}
$$

Rearranging and solving for $C_{\text {fix }}$ :

$$
\begin{gathered}
C_{\mathrm{DRAM}}=\frac{\left(C_{\mathrm{DRAM}}+C_{\mathrm{fix}}\right) \cdot C_{\text {mistake }}}{C_{\mathrm{DRAM}}+C_{\mathrm{fix}}+C_{\mathrm{mistake}}} \\
C_{\mathrm{DRAM}} C_{\mathrm{mistake}}+C_{\mathrm{DRAM}}^{2}+C_{\mathrm{DRAM}} C_{\text {fix }}=C_{\mathrm{DRAM}} C_{\mathrm{mistake}}+C_{\mathrm{fix}} C_{\text {mistake }} \\
C_{\mathrm{DRAM}}^{2}= \\
=C_{\text {fix }}\left(C_{\text {mistake }}-C_{\mathrm{DRAM}}\right) \\
C_{\text {fix }}
\end{gathered}=\frac{C_{\text {DRAM }}^{2}}{C_{\text {mistake }}-C_{\mathrm{DRAM}}} .
$$

Based on this final expression for $C_{\text {fix }}$, it is clear that we will be able to adjust for the additional mistake capacitance since $C_{\text {mistake }}>C_{\text {DRAM }}$, hence the expression of $C_{\text {fix }}$ will give us a positive value. (Note that we consider resistance and capacitance to be non-negative quantities for this class.)
(f) (8 points) You made two DRAM cells, but due to some unfortunate error you end up with: $C_{1}=\frac{C_{\text {DRAM }}}{4}$ and $C_{2}=C_{\text {DRAM }}$. You charge up $C_{1}$ to test it and have placed initial voltage $V_{1}(0)=V_{D D}$ on it. The second capacitor $C_{2}$ has not been charged yet and the initial voltage on $C_{2}$ is $V_{2}(0)=0 \mathrm{~V}$.
Now you close $S_{2}$ at $t=0$ so that $C_{2}$ can share charge from $C_{1}$, while $S_{1}$ remains closed, as in Fig. 8.6.
Find $V_{1}$ and $V_{2}$ at steady-state after switch $S_{2}$ is closed and switch $S_{1}$ remains closed. Your final answer should be in terms of $C_{D R A M}$ and $V_{D D}$. Show your work and justify your answer.


Figure 8.6: Two DRAM cells in parallel. Switch $S_{1}$ is closed (can be thought of as a wire), and switch $S_{2}$ is closing.

## Solution:

We will apply the property of charge conservation to solve for the final voltage on the two DRAM capacitors. Prior to switch $S_{2}$ closing, the initial charges on both capacitors are given by:

$$
\begin{equation*}
Q_{1, i}=C_{1} V_{D D} ; \quad Q_{2, i}=C_{2}(0 \mathrm{~V}) . \tag{1}
\end{equation*}
$$

We can write the following equation of charge conservation:

$$
\begin{align*}
Q_{1, i}+Q_{2, i}= & =Q_{1, f}+Q_{2, f}  \tag{2}\\
C_{1} V_{D D}+C_{2}(0 \mathrm{~V}) & =Q_{1, f}+Q_{2, f}  \tag{3}\\
\Longrightarrow \frac{C_{\mathrm{DRAM}}}{4} V_{D D} & =Q_{1, f}+Q_{2, f} \tag{4}
\end{align*}
$$

where $Q_{1, f}$ represents the final charge on $C_{1}$ and $Q_{2, f}$ represents the final charge on $C_{2}$ after switch $S_{2}$ is closed.
After switch $S_{2}$ is closed, notice that both capacitors are then in parallel. This means that the final steady stage voltage on both should be equal to one another, i.e. $V_{1}=V_{2}$. We can therefore write a second equation based on this condition:

$$
\begin{align*}
& V_{1}=\frac{Q_{1, f}}{C_{1}}=V_{2}=\frac{Q_{2, f}}{C_{2}}  \tag{5}\\
& \Longrightarrow Q_{1, f}=C_{1} V_{1}  \tag{6}\\
&=\frac{C_{\mathrm{DRAM}}}{4} V_{1}  \tag{7}\\
& Q_{2, f}=C_{2} V_{2}
\end{align*}=C_{\mathrm{DRAM}} V_{2} .
$$

Let's now substitute in the results of equations (6) and (7) into equation (4), keeping in mind that $V_{1}=V_{2}$ after $S_{2}$ is closed. We can solve for $V_{1}$ first:

$$
\begin{align*}
& \frac{C_{\mathrm{DRAM}}}{4} V_{D D}=\frac{C_{\mathrm{DRAM}}}{4} V_{1}+C_{\mathrm{DRAM}} V_{2}  \tag{8}\\
\Longrightarrow & \frac{C_{\mathrm{DRAM}}}{4} V_{D D}=\frac{C_{\mathrm{DRAM}}}{4} V_{1}+C_{\mathrm{DRAM}} V_{1}  \tag{9}\\
\Longrightarrow & \frac{C_{\mathrm{DRAM}}}{4} V_{D D}=\frac{5}{4} C_{\mathrm{DRAM}} V_{1}  \tag{10}\\
\Longrightarrow & V_{1}=\frac{V_{D D}}{5} . \tag{11}
\end{align*}
$$

Since $V_{1}=V_{2}$ we have:

$$
V_{2}=\frac{V_{D D}}{5} .
$$

