# EECS 16A Designing Information Devices and Systems I Summer 2020 

## Read the following instructions before the exam.

## Format \& How to Submit Answers

There are 12 problems (4 introductory questions, and 8 exam questions, comprising 42 subparts total) of varying numbers of points. The problems are of varying difficulty, so pace yourself accordingly and avoid spending too much time on any one question until you have gotten all of the other points you can. Don't get bogged down in calculations; if you are having trouble with one problem, there may be easier points available later in the exam!

All answers will be submitted to the Gradescope "Midterm 2" Assignment (https: / / www . gradescope . com/courses/137582/assignments/576104). All questions, except introductory questions, are multiple choice and are worth 3 or 4 points each. There are 150 points possible on the exam, but your final score will be taken out of $\mathbf{1 4 0}$ points. This means that a score of $100 / 150$, normally $67 \%$, will be bumped up to $100 / 140$, or $71 \%$. You cannot score more than $100 \%$ on this exam.

Partial credit may be given for certain incorrect answer choices for some problems. There is no penalty for incorrect answers.

Post any content or clarifying questions privately on Piazza. There will be no exam clarifications; if we find a bug on the exam, that sub-question will be omitted from grading.

## Timing \& Penalties

You have 120 minutes for the exam, with a 5 minute grace period. After the 5 minute grace period ends, exam scores will be penalized exponentially as follows: an exam that is submitted $N$ minutes after the end of the grace period will lose $2^{N}$ points. The exam will become available at your personalized link at 7:10 pm PT; the grace period will expire at 9:15 pm PT. If your submission is timestamped at 9:16 pm PT, you will lose 2 points; if it is timestamped at $9: 18 \mathrm{pm}$ PT, you will lose 8 points.

We will count the latest time at which you submit any question as your exam timestamp. Do NOT edit or resubmit your answers after the deadline. We recommend having all of your answers input and submitted by $9: 10 \mathrm{pm}$; it is your responsibility to submit the exam on time.

If you cannot access your exam at your link by $7: 15 \mathrm{pm}$, please email eecs16a@berkeley.edu. If you are having technical difficulties submitting your exam, you can email your answers (either typed or scanned) to eecs16a@berkeley.edu.

## Academic Honesty

This is an open-note, open-book, open-internet, and closed-neighbor exam. You may use any calculator or calculation software that you wish, including Wolfram-Alpha and Mathematica. No collaboration is allowed, and do not attempt to cheat in any way. Cheating will not be tolerated.

We have zero tolerance against violation of the Berkeley Honor Code. Given supporting evidence of cheating, we reserve the right to automatically fail all students involved and report the instance to the student conduct committee. We reserve the right to audit students with oral exams after the midterm to ensure academic honesty. Feel free to report suspicious activity through this form. (https: / forms.gle/ZzXLksZEmx9bn1mj7).

Our advice to you: if you can't solve a particular problem, move on to another, or state and solve a simpler one that captures at least some of its essence. You will perhaps find yourself on a path to the solution.

## Good luck!

## EECS 16A Designing Information Devices and Systems I

 Summer 2020
## 1. Pledge of Academic Integrity ( 2 points)

By my honor, I affirm that:
(1) this document, which I will produce for the evaluation of my performance, will reflect my original, bona fide work;
(2) as a member of the UC Berkeley community, I have acted and will act with honesty, integrity, and respect for others;
(3) I have not violated-nor aided or abetted anyone else to violate-nor will I-the instructions for this exam given by the course staff, including, but not limited to, those on the cover page of this document; and
(4) I have not committed, nor will I commit, any act that violates-nor aided or abetted anyone else to violate-the UC Berkeley Code of Student Conduct.

Write your name and the current date as an acknowledgement of the above. (See Gradescope)

## 2. Administrivia (2 points)

I know that I will lose $2^{n}$ points for every $n$ minutes I submit after the exam submission grace period is over.
For example, if the exam becomes available at my personalized link at 7:10 p.m. PT; the grace period will expire at 9:15 p.m. PT. If my submission is timestamped at $9: 16$ p.m. PT, I will lose 2 points; if it is timestamped at 9:18 p.m. PT, I will lose 8 points.

- Yes


## 3. What do you enjoy most about EECS16A? (2 points)

## 4. Tell us about something that makes you happy. (2 points)

## 5. Circuit Analysis (12 points)

(a) (4 points) Which components have been labeled according to passive sign convention? Select all that apply.

(1) $I_{1}$
(5) $R_{4}$
(2) $R_{2}$
(6) $R_{5}$
(3) $R_{1}$
(7) $R_{3}$

Solution: The only elements that have the current flowing into positive and coming out the negative voltage labelings are $R_{1}, R_{2}, R_{4}, R_{5}, I_{1}$.
Note that $I_{2}$ does not follow passive sign convention and $I_{1}$ does because it is the labeled current on the branch relative to the labeled voltage polarity matters, not the current within the circle of the current source symbol.
(b) (4 points) Find the correct KCL expression at the node with node voltage $u_{3}$.


## Solution:

$\frac{u_{2}-u_{3}}{R_{3}}+\frac{0-u_{3}}{R_{4}}+\frac{u_{4}-u_{3}}{R_{5}}=0$
At node with node voltage $u_{3}$, there are three resistors connected to the node, so there will be three currents entering or exiting the node. Assume the following current directions in the figure below.


This leads to the following KCL expression: $\frac{u_{2}-u_{3}}{R_{3}}+\frac{0-u_{3}}{R_{4}}+\frac{u_{4}-u_{3}}{R_{5}}=0$.
If the above current directions were not assumed, the same KCL equation can still be acquired. If a current was assumed leaving, it would appear on the other side of the equation as a negated version of one of the terms in the answer.
(c) (4 points) Given the node voltage $u_{3}=12 \mathrm{~V}$, find $u_{2}$.


Solution: Consider the following current direction labelings at the $u_{2}$ node. Note that the current coming into the $u_{2}$ node from the left through the $1 \Omega$ resistor is $2 A$ as the current source is in series with the $1 \Omega$ resistor.


From KCL at the $u_{2}$ node:

$$
\begin{aligned}
2 A+\frac{12 V-u_{2}}{3 \Omega} & =\frac{u_{2}-0 V}{2 \Omega} \\
6 \Omega\left(2 A+\frac{12 V-u_{2}}{3 \Omega}\right) & =6 \Omega\left(\frac{u_{2}-0 V}{2 \Omega}\right) \\
12 V+24 V-2 u_{2} & =3 u_{2} \\
36 V & =5 u_{2} \\
u_{2} & =\frac{36}{5} V
\end{aligned}
$$

## 6. Equivalence in Resistive and Capacitive Networks ( 15 points)

For all of the following networks find an expression or a numerical value for the equivalent resistance or capacitance between terminals A and B.
Hint: You can use the equivalence formulas for series and parallel combinations of resistors and capacitors for all of the subparts in this question.
(a) (3 points)


## Solution:



The easiest way to simplify a network if unsure, is to label more nodes and try to make smaller simplifications steps. For example, after introducing terminals C and D , we can see that we can represent the equivalent resistance in between those terminals as $R_{5}$ in parallel with the series combination of $R_{2}$ and $R_{3}$, so $R_{C D}=R_{5} \|\left(R_{2}+R_{3}\right)$. Finally, we can see that $R_{C D}$ is in series with both $R_{1}$ and $R_{4}$, as we look right from terminals $\mathrm{A}, \mathrm{B}$. This gives us the final result: $R_{A B}=R_{1}+R_{5} \|\left(R_{2}+R_{3}\right)+R_{4}$.
(b) (3 points)


Solution: Here we have two branches connected in parallel, one including capacitors $C_{1}, C_{5}$ (which are connected in series) and one including capacitors $C_{2}, C_{3}$, and $C_{4}$ (which are also connected in series). Hence, the correct answer is: $C_{A B}=\left(C_{1}| | C_{5}\right)+\left(C_{2}\left\|C_{3}\right\| C_{4}\right)$.
(c) (3 points)


Solution: In this question it is crucial to realize, resistors $R_{1}$ and $R_{4}$ are connected to an open-circuit so they don't contribute to the overall resistance looking left from terminals A, B. After we delete them from our circuit diagram, we can get the answer as $R_{A B}=R_{3} \|\left(R_{2}+R_{5}\right)$.
(d) (3 points)


Solution: Here we need to notice that terminal B is connected not only to the bottom of the $7 \Omega$ resistor, but also to the top of the $5 \Omega$ resistor. Thus, the two resistors have both terminals common, are connected in parallel and the equivalent resistance can be computed as: $R_{A B}=\frac{7 \Omega \cdot 5 \Omega}{7 \Omega+5 \Omega}=2.917 \Omega$.
(e) (3 points)


Solution: Notice that here resistor $R_{3}$ is shorted (in other words connected in parallel with a wire). This means that it effectively can be removed from the circuit diagram, which leaves us with $R_{4}$ in parallel with $R_{1}$ and in parallel with the series combination of $R_{2}$ and $R_{5}$, hence $R_{A B}=R_{4}\left\|R_{1}\right\|\left(R_{2}+\right.$ $R_{5}$ ).

## 7. Resist the Power! (23 Points)

(a) (4 points) You are given a resistive slab with resistivity $5.7 \Omega \cdot \mathrm{~cm}$ and dimensions $0.9 \mathrm{~cm}, 2.7 \mathrm{~cm}$, and 7.7 cm as denoted on the figure below. The dimensions and the resistivity of the slab remain the same throughout the rest of the problem.


Suppose we connect opposite faces of the slab to a voltage source so that current can flow through it. Notice that there are 3 possible configurations we can have for this slab, leading to 3 possible directions in which the current can flow (drawn in the answer choices below). Which direction will lead to the highest current flow $I$ assuming we use the same valued voltage source all three times?
Assume the resistivity is the same throughout the slab and does not vary with respect to the direction of current flow.
(A) Parallel to 0.9 (current goes through 2.7, 7.7 face):

(C) Parallel to 2.7 (current goes through 0.9, 7.7 face):

(D) Choices (A) and (C) are tied for the maximum current flow.
(E) The direction doesn't matter; the resistor is physically the same, so the current will be the same.

Solution: For a given supply voltage from a voltage source, the most current will flow when the resistance of the slab is smallest. We apply the geometrical resistance formula, $R=\frac{\rho L}{A}$. To maximize
current, we need to minimize resistance, which requires minimizing $L$ and maximizing $A$. Two of the dimensions will comprise the area, and the third will form the length. Noticing that $0.9 \mathrm{~cm}<2.7 \mathrm{~cm}<$ 7.7 cm , it follows that we want to feed current into the $2.7 \mathrm{~cm} \times 7.7 \mathrm{~cm}$ face and use 0.9 cm as the length. Therefore, we select choice (A).
(b) (3 points) We connect the voltage source so that current flows parallel to 7.7 (through the $0.9 \times 2.7$ face), as shown below. What is the resistance of the slab, $R_{\text {slab }}$ ?


Solution: This requires a substitution into the resistance formula: $R=\frac{\rho L}{A}$. Based on the fact that we are told to use choice (B) from (a) selected above, we find that $R_{\text {slab }}=5.7\left(\frac{7.7}{0.9 \cdot 2 \cdot 7}\right) \Omega$.
(c) (4 points) You are experimenting with various circuit configurations involving the slab and a voltage source. 2 dimensions are labeled (in red), and the 3rd is the one going "into" the page (not to scale). Which of the following configurations leads to the minimum power dissipation by the slab?

(E) More than one of the labeled circuits has the same power dissipated across the slab.

Solution: The formula for power for a resistive element is $P=I V=\frac{V^{2}}{R}$. To minimize power, we want to maximize the resistance and minimize the voltage drop across the slab. For resistance, given that one of the cross-sectional area terms is 0.9 cm in all given circuits, if we want greater resistance, we want current to flow in the direction of 7.7 cm , such that we see 7.7 cm as the second-labeled dimension. Next, for voltage drop; when the slab is the only element in the circuit apart from the voltage source as shown in (C), it necessarily has a $V_{S}$ volt drop across it. Adding a resistor in series decreases the voltage dropped across the slab, so power dissipation in the slab is the least in option (A).
(d) (4 points) Suppose you selected configuration (A) from above, which may or may not be correct. What is the power dissipated by the slab in that configuration?
Solution: Knowing that $P=\frac{V^{2}}{R}$, we can plug in directly, using $a \cdot b$ as the area and $c$ as the length. We account for the voltage divider on the series resistance; the voltage drop across the slab is $V_{S} \cdot \frac{\frac{5.77 .7}{5.9 .27}}{\frac{5.7 .7}{} 0.710}$.

(e) (4 points) You realize that you can turn the slab into a variable resistor! You attach an ideal metal connector (shown in red) between one end of the resistive slab and some point in the middle of the slab, as shown below.


Draw the equivalent circuit diagram for this physical configuration.
Solution: Recognizing that the red metal connection acts as a short, dividing the slab into "effective" and "ineffective" components, we can model the connection as an ideal short, and the original resistor is cut into 2 portions.

(f) (4 points) You construct a new circuit using several resistive slabs, a variable resistor and a voltage source, for which the equivalent circuit diagram is shown below. Which resistor has no current passing through it, regardless of it's value? Which resistor has the most current passing through it, regardless of its value?
Note: Assume $R_{1}-R_{4}$ are finite positive value resistors (non-zero and non-infinite).


Solution: Note that $R_{4}$ is shorted by the ideal metal connector, whereas none of the other resistors are. Also, $R_{1}$ has the most current through it. We find that: no current: $R_{4}$; most current: $R_{1}$.

## 8. Superimposing Thevenin (16 points)


(a) (4 points) Calculate the Thevenin equivalent resistance between terminals a , b . Round to three decimal places if neccessary.
Solution: To find $R_{t h}$, we first null all of the independent sources in the circuit. Replacing the voltage source with a short circuit and the two current sources with open circuits leaves us with the circuit below.


To find the equivalent resistance from the perspective of terminals a and b, we apply a "test current" to terminals a and b and deduce that any current flowing through the $5 \mathrm{k} \Omega$ resistor would flow through the top right $3 \mathrm{k} \Omega$ resistor, and then back down to node b through the short circuit created by nulling the voltage source. The top left $3 \mathrm{k} \Omega$ resistor and the $2 \mathrm{k} \Omega$ resistor are irrelevant, as $I_{\text {test }}$ will never flow through that branch of the circuit; our $R_{t h}$ is thus $5 \mathrm{k} \Omega \| 3 \mathrm{k} \Omega=\frac{5 \cdot 3}{5+3}=1.875 \mathrm{k} \Omega$.
(b) (4 points) Calculate the output voltage $V_{\text {out }}$ when all sources except $I_{2}$ are nulled.

## Solution:

To null all sources except $I_{2}$, we replace $V_{S}$ with a short circuit and $I_{1}$ with an open circuit.


Any current $I_{1}$ will flow through the short circuit where $V_{S}$ used to be; there will thus be 0 V across the $5 \mathrm{k} \Omega$ resistor. $V_{\text {out }}=0 \mathrm{~V}$.
(c) (4 points) Calculate the output voltage $V_{\text {out }}$ when all sources except $I_{1}$ are nulled.

## Solution:

To null all sources except $I_{1}$, we replace $V_{S}$ with a short circuit and $I_{2}$ with an open circuit.


The voltage drop between terminals a and b can be found by computing a current divider between a $3 \mathrm{k} \Omega$ resistor and a $5 \mathrm{k} \Omega$ resistor. The current through the $5 \mathrm{k} \Omega$ resistor is $\frac{3}{8} I_{1}$. Thus, $V_{\text {out }}=\frac{3}{8} I_{1} \cdot 5 \mathrm{k} \Omega=$ $\frac{15}{8} \mathrm{k} \Omega \cdot I_{1}$.
(d) (4 points) Let $\alpha I_{2}$ be the correct answer to part (b), and let $\beta I_{1}$ be the correct answer to part (c). Calculate the Thevenin equivalent voltage between the terminals $a, b$.
Solution: Using superposition to find the total voltage $V_{\text {out }}$, we've already calculated the voltage $V_{\text {out }, I_{1}}$ (with all sources except $I_{1}$ nulled), and $V_{\text {out }, I_{2}}$ (with all sources except $I_{2}$ nulled), in parts (b) and (c) (the results of which are taken to be $\alpha I_{2}$ and $\beta I_{1}$ ). Because $V_{\text {out }}=V_{\text {out }, I_{1}}+V_{\text {out }, I_{2}}+V_{\text {out }, V_{S}}$, we need to find $V_{\text {out }, V_{S}}$.


In this circuit, the voltage drop $V_{\text {out }, V_{\mathrm{S}}}$ is computed using a voltage divider between a $5 \mathrm{k} \Omega$ and a $3 \mathrm{k} \Omega$ resistor. $V_{\text {out }, V_{S}}=V_{S} \frac{5}{5+3}=\frac{5}{8} V_{S}$. Thus, $V_{\text {out }}=\alpha I_{2}+\beta I_{1}+\frac{5}{8} V_{S}$.

## 9. Misadventures with Measurements ( 20 points)

You are learning about voltmeters and ammeters in EECS 16A Module 2. A voltmeter is an instrument used to measure the voltage difference between any two nodes in a circuit, while an ammeter measures the current through any circuit element. We can model the voltmeter and the ammeter as resistors: $R_{V M}$ and $R_{A M}$ respectively.
(a) (4 points) Suppose we want to measure the voltage across nodes $a$ and $b\left(V_{\mathrm{ab}}\right)$ in the circuit on the left in Figure 1. To accomplish this, we connect the voltmeter across nodes $a$ and $b$, as shown on the right in Figure 1


Figure 1: Left: Circuit without the voltmeter connected, Right: Voltmeter measuring $V_{\mathrm{ab}, \text { meas }}$
Assuming that $R_{V M} \rightarrow \infty$, what is the value of voltage $V_{\mathrm{ab}, \text { meas }}$ approximately, in terms of $R_{1}, R_{2}, R_{V M}$, and $V_{S}$ ?
Solution: Using voltage divider rule:

$$
\begin{equation*}
V_{\mathrm{ab}, \text { meas }}=V_{S} \frac{R_{V M}}{R_{V M}+R_{2}} \tag{1}
\end{equation*}
$$

Since $R_{V M} \gg R_{1}, R_{2},\left(R_{V M}+R_{2}\right) \approx R_{V M}$. Hence,

$$
\begin{align*}
& V_{\mathrm{ab}, \text { meas }} \approx V_{S} \frac{R_{V M}}{R_{V M}}  \tag{3}\\
& \Longrightarrow V_{\mathrm{ab}, \text { meas }} \approx V_{S} \tag{4}
\end{align*}
$$

(b) (4 points) For this part, let's assume that $V_{S}=5 \mathrm{~V}, R_{V M}=490 \mathrm{k} \Omega$ for Figure 1. (In this case, the voltmeter is non-ideal and $R_{V M}$ is comparable to $R_{1}$ and $R_{2}$ ). This non-ideality causes a discrepancy between the voltage $V_{\mathrm{ab}}$ before connecting the voltmeter and the measured voltage, $V_{\mathrm{ab} \text {, meas }}$. The percentage error is given by

$$
\begin{equation*}
\% e r r=\frac{V_{a b}-V_{\mathrm{ab}, \text { meas }}}{V_{a b}} \times 100 \% \tag{5}
\end{equation*}
$$

Find all the combinations of $R_{1}$ and $R_{2}$ that keep the $\%$ error below $1 \%$.
(1) $R_{1}=5.0 \mathrm{k} \Omega, R_{2}=6.1 \mathrm{k} \Omega$
(2) $R_{1}=5.0 \mathrm{k} \Omega, R_{2}=10.1 \mathrm{k} \Omega$
(3) $R_{1}=10.1 \mathrm{k} \Omega, R_{2}=4.9 \mathrm{k} \Omega$
(4) $R_{1}=6.1 \mathrm{k} \Omega, R_{2}=5.0 \mathrm{k} \Omega$
(5) $R_{1}=5.0 \mathrm{k} \Omega, R_{2}=4.9 \mathrm{k} \Omega$

Solution: From the last part we have,

$$
\begin{equation*}
V_{\mathrm{ab}, \text { meas }}=V_{S} \frac{R_{V M}}{R_{V M}+R_{2}} \tag{6}
\end{equation*}
$$

Substituting the value of $V_{\mathrm{ab}}$, meas , we have

$$
\begin{array}{r}
\% \text { err }=\frac{V_{a b}-V_{\mathrm{ab}, \text { meas }}}{V_{a b}} \times 100 \%<1 \% \\
\Longrightarrow \frac{V_{S}-V_{S} \frac{R_{V M}}{R_{2}+R_{V M}}}{V_{S}} \times 100 \%<1 \% \\
\Longrightarrow \frac{R_{2}}{R_{2}+R_{V M}}<0.01 \\
\Longrightarrow R_{2}<0.01 R_{2}+0.01 \times 490 \mathrm{k} \Omega \\
\Longrightarrow R_{2}<4.9 \mathrm{k} \Omega / 0.99 \\
\Longrightarrow R_{2}<4.95 \mathrm{k} \Omega \tag{13}
\end{array}
$$

$R_{1}$ can have any value. Thus, options (3) and (5) are correct.
(c) (4 points) Now let us modify the previous circuit by short circuiting terminals $a$ and $b$, as shown on the left of Figure 2. Suppose we want to measure the current through $R_{2}$. To do so, we insert an ammeter in series with $R_{2}$, as shown on the right in Figure 2.


Figure 2: Left: Circuit without the ammeter connected, Right: ammeter measuring $I_{2}$
Assuming that $R_{A M} \rightarrow 0$, what is the value of the current $I_{2 \text {, meas }}$ approximately, in terms of $R_{1}, R_{2}$, $R_{A M}$, and $V_{S}$ ?
Solution: Using Ohm's law, we have:

$$
\begin{equation*}
I_{2, \text { meas }}=\frac{V_{S}}{R_{2}+R_{A M}} \tag{15}
\end{equation*}
$$

Since $R_{A M} \ll R_{1}, R_{2},\left(R_{2}+R_{A M}\right) \approx R_{2}$. Hence,

$$
\begin{equation*}
I_{2, \text { meas }} \approx \frac{V_{S}}{R_{2}} \tag{17}
\end{equation*}
$$

(d) (4 points) A photoresistor is a special kind of resistor, whose resistance decreases when we shine light on it. We introduce a photoresistor, $R_{P h}$, in the circuit from the last part, arriving at the circuit in Figure 3. Depending on the light intensity, $R_{P h}$ varies between $100 \Omega$ and $100 \mathrm{k} \Omega$. Here we assume that $V_{S}=5 \mathrm{~V}, R_{A M}=100 \Omega$ (non-ideal ammeter).


Figure 3: Circuit with ammeter measuring $I_{P h}$ through the photoresistor
We want the maximum current through $R_{P h}$ to stay below 1.0 mA . Choose value(s) of $R_{2}$ to make sure that $I_{P h}<1.0 \mathrm{~mA}$ for the full range of $R_{P h}$. Choose all the options that are applicable.
(1) $R_{2}=4750.0 \Omega$
(2) $R_{2}=4850.0 \Omega$
(3) $R_{2}=4900.0 \Omega$
(4) $I_{P h}$ does not depend on $R_{2}$
(5) $R_{2}=4700.0 \Omega$
(6) None of these options are correct

Solution: Using Ohm's law, we have:

$$
\begin{align*}
& I_{P h}=\frac{V_{S}}{R_{2}+R_{A M}+R_{P h}}<1.0 \mathrm{~mA}  \tag{19}\\
& \Longrightarrow R_{2}+R_{A M}+R_{P h}>\frac{V_{S}}{1.0 \mathrm{~mA}}  \tag{20}\\
& \Longrightarrow R_{2}>\frac{V_{S}}{1.0 \mathrm{~mA}}-R_{A M}-R_{P D}  \tag{21}\\
& \Longrightarrow R_{2}>\frac{5}{1.0 m}-100-100  \tag{22}\\
& \quad \Longrightarrow R_{2}>4800.0 \mathrm{k} \Omega \tag{23}
\end{align*}
$$

Options (2) and (3) are correct.
(e) (4 points) For this part, let's assume that the voltmeter and ammeter are ideal, i.e. $R_{V M} \rightarrow \infty$ and $R_{A M}=0 \Omega$.
Values of $V_{S}, R_{1}$ and $R_{2}$ are unknown. Let us revisit the circuits from parts (a) and (c).


Figure 4: Left: Voltmeter measuring $V_{\mathrm{ab}, \text { meas }}$, Right: ammeter measuring $I_{2 \text {, meas }}$
We measure $V_{\mathrm{ab} \text {, meas }}=2 \mathrm{~V}$ for the circuit on the left in Figure 4, while we measure $I_{2 \text {, meas }}=1.0 \mathrm{~mA}$ for the circuit on the right. Find the Thevenin equivalent of the circuit in the box between terminals $a$ and $b$, i.e. find $V_{T H}$ and $R_{T H}$.
Solution: From the circuit on the left side:

$$
\begin{align*}
& V_{T H}=V_{\mathrm{ab}, \text { meas }}  \tag{24}\\
& \Longrightarrow V_{T H}=2 \mathrm{~V} \tag{25}
\end{align*}
$$

From the circuit on the right side, we have the short circuit current, $I_{S C}$ :

$$
\begin{align*}
I_{S C} & =I_{2, \text { meas }}  \tag{26}\\
\Longrightarrow I_{S C} & =1.0 \mathrm{~mA} \tag{27}
\end{align*}
$$

We can find the Thevenin resistance from:

$$
\begin{array}{r}
R_{T H}=\frac{V_{T H}}{I_{S C}} \\
\Longrightarrow R_{T H}=\frac{2 \mathrm{~V}}{1.0 \mathrm{~mA}} \\
\Longrightarrow R_{T H}=2.0 \mathrm{k} \Omega \tag{30}
\end{array}
$$

## 10. Thermostat ( $\mathbf{1 2}$ points)

Your house is too cold! You've decided to design a thermostat that will turn on the heater if the temperature is below a certain threshhold, and turn off the heater once the house gets warm enough. In order to implement it, you've decided to use a new component known as a thermistor, which is represented in circuit diagrams with the following symbol:


A thermistor is a variable resistor where the resistance changes with the temperature. For this problem we will be using a thermistor where the resistance increases as the temperature decreases, according to the following equation:

$$
\begin{equation*}
R_{t}=R_{0}-k\left(T-T_{0}\right) \tag{31}
\end{equation*}
$$

where $T$ is the current temperature, $R_{0}$ is the resistance that occurs at the reference temperature $T_{0}$, and $k$ is a positive constant representing the sensitivity of the thermistor.
(a) (4 points) In an old 16 A textbook, you find the following circuit diagram that you think might be useful:


What is the voltage at the negative input of the comparator, $u^{-}$? Write your answer in terms of $V_{\mathrm{in}}, R$, $R_{0}, k$, and $T_{0}$.
Solution: Because no current flows into the terminal of an ideal comparator, we can identify the circuit at the negative terminal of the comparator as a voltage divider where $V_{\text {out }}=u^{-}$, and use the voltage divider equation accordingly, which gives us the following equation:

$$
u^{-}=\frac{R V_{\mathrm{in}}}{R_{t}+R}
$$

To get the answer in terms of the desired variables, we can use the equation for $R_{t}$ to substitute into the previous equation to get the following result:

$$
u^{-}=\frac{R V_{\text {in }}}{R_{0}-k\left(T-T_{0}\right)+R}
$$

(b) (4 points) The comparator should output $V_{\mathrm{DD}}$ when the temperature is less than $T_{d}$, the desired temperature, turning the heater on, and it should output ground otherwise, turning the heater off. Based on the part (a) diagram and equation 31, express $T_{d}$, the point at which the thermostat switches off the heat, as a function of $V_{\mathrm{in}}, V_{\mathrm{ref}}, V_{\mathrm{DD}}, R, R_{0}, k$, and $T_{0}$.
Solution: We know that $T_{d}$ is the temperature where the comparator switches on and off, which means it is the temperature where the voltage at the positive terminal is equal to the voltage at the negative terminal. Using that information, we can apply the voltage divider equation to the negative terminal to get this equation:

$$
V_{\mathrm{ref}}=\frac{R V_{\mathrm{in}}}{R+R_{t}}
$$

Using Equation (2), we can rewrite $R_{t}$ in terms of $T_{d}$ to get

$$
V_{\mathrm{ref}}=\frac{R V_{\mathrm{in}}}{R+R_{0}-k\left(T_{d}-T_{0}\right)}
$$

Finally, we can rearrange the equation to solve for $T_{d}$, getting a final answer of

$$
T_{d}=T_{0}+\frac{V_{\mathrm{ref}}\left(R+R_{0}\right)-R V_{\mathrm{in}}}{k V_{\mathrm{ref}}}
$$

(c) (4 points) In order to make it possible to change the setting of the thermostat after the thermistor has been picked, you've added a variable resistor, $R_{v}$, to your circuit. It has the following symbol:


The new circuit that you have configured is shown below.


You want to make sure that your thermostat can heat your home up to $85^{\circ} \mathrm{F}$, but no more than that. To that end you have picked $V_{\text {in }}=10 \mathrm{~V}, R=8 \mathrm{k} \Omega, V_{\mathrm{DD}}=100 \mathrm{~V}, R_{\text {heat }}=5 \Omega$, and a thermistor with $R_{0}=4 \mathrm{k} \Omega, T_{0}=65^{\circ} \mathrm{F}$, and $k=10 \Omega /{ }^{\circ} \mathrm{F}$. What is the range of $R_{v}$ values that achieves this design goal? Solution: In this new circuit diagram, we have voltage dividers on the positive and negative terminals that have identical component values except for $R_{v}$ and $R_{t}$. Therefore, in order to set our desired temperature, we just have to make sure that $R_{v}=R_{t}$ at that temperature.
First, you can solve for the value that $R_{v}$ must be in order for the thermostat to be set to $85^{\circ} \mathrm{F}$. Setting $R_{v}$ equal to the equation for $R_{t}$ at $85^{\circ} \mathrm{F}$, we get the following equation:

$$
R_{v}=R_{0}-k\left(85-T_{0}\right)=R_{0}-20 k=4 \mathrm{k} \Omega-0.2 \mathrm{k} \Omega=3.8 \mathrm{k} \Omega
$$

Therefore, $3.8 \mathrm{k} \Omega$ is the threshold value for $R_{v}$.
By inspecting the equation for $R_{t}$, you can determine that a lower temperature will result in a higher value of $R_{t}$. Therefore, in order for the thermostat to be set to temperatures only lower than or equal to $85^{\circ} \mathrm{F}, R_{v}$ should be restricted to resistances greater than or equal to $3.8 \mathrm{k} \Omega$.

## 11. Op Amp Drills (26 points)

Congratulations! Fresh off your EECS 16A experience you have been hired as an intern at Linear Circuits, Inc. to design next generation systems. Your first task will be to come up with a circuit that can perform linear operations to received signals of interest. Specifically, you want to build a circuit whose output is a weighted sum of multiple received inputs, i.e. $V_{\mathrm{out}}=\alpha V_{\mathrm{in}, 1}+\beta V_{\mathrm{in}, 2}+\gamma V_{\mathrm{in}, 3}+\ldots$, with the coefficients $\alpha, \beta, \gamma \in \mathbb{R}$.

To do so you will be using your favorite circuit element, the op amp! As usual with circuit design, you decide to start simple and then combine your fundamental building blocks to achieve more complicated functionality.
(a) (3 points) Which of the following op amp configurations would you use in order to get an input-output relationship of the form: $V_{\text {out }}=\left(1+\frac{R_{f}}{R_{s}}\right) V_{\text {in }}$ ?
(A)

(B)

(C)

(D)

(E)


## Solution:



The input - output relationship we are looking for in this case is the one of the non-inverting amplifier. By pattern matching we get that the above topology is identical to the non-inverting amplifier, with $R_{f}$ connected between the output of the opamp and its "-" terminal, $R_{s}$ connected between the "-" terminal of the op amp and ground, and the input applied to the " + " terminal.
(b) (3 points) The circuit from part (a) can only multiply the input by positive numbers, and your boss tells you that you need to implement negative coefficients as well. Which of the following configurations results in $V_{\text {out }}=-\frac{R_{f}}{R_{s}} V_{\text {in }}$ ?
(A)

(B)

(C)

(D)

(E)


## Solution:



Again, by pattern matching we see that the above circuit is identical to the inverting amplifier that was presented in lecture and discussion.
(c) (4 points) Now that you have both positive and negative coefficients, your next step is to combine multiple inputs into one output, using the following circuit. Express $V_{\text {out }}$ in terms of $V_{\mathrm{in}, 1}, V_{\mathrm{in}, 2}, V_{\mathrm{in}, 3}$, and $R_{f}$.


Solution: This circuit is the inverting summer which was also presented in lecture. Let's analyze it again.


After labeling currents on the circuit diagram we will write a KCL equation on node $u^{-}$:

$$
\begin{gathered}
I_{R_{1}}+I_{R_{2}}+I_{R_{3}}=I_{R_{f}} \\
\frac{V_{R_{1}}}{R_{1}}+\frac{V_{R_{2}}}{R_{2}}+\frac{V_{R_{3}}}{R_{3}}=\frac{V_{R_{f}}}{R_{f}}
\end{gathered}
$$

Because of GR \#2 we have that $u^{-}=u^{+}=0$, so the element voltage can be written as:

$$
\begin{gathered}
\frac{V_{\text {in }, 1}-0}{R_{1}}+\frac{V_{\mathrm{in}, 2}-0}{R_{2}}+\frac{V_{\mathrm{in}, 3}-0}{R_{3}}=\frac{0-V_{\text {out }}}{R_{f}} \\
V_{\text {out }}=-\frac{R_{f}}{R_{1}} V_{\mathrm{in}, 1}-\frac{R_{f}}{R_{2}} V_{\mathrm{in}, 2}-\frac{R_{f}}{R_{3}} V_{\mathrm{in}, 3} \\
V_{\text {out }}=-\frac{R_{f}}{1 \mathrm{k} \Omega} V_{\mathrm{in}, 2}-\frac{R_{f}}{5 \mathrm{k} \Omega} V_{\mathrm{in}, 3}-\frac{R_{f}}{3 \mathrm{k} \Omega} V_{\mathrm{in}, 1}
\end{gathered}
$$

Notice, superposition also gives the same result, since when all sources but one source are nulled the circuit is simplified to the inverting amplifier from the part b . (The resistors associated with the nulled sources are connected to ground on their "left" terminal - since we replace their source with a wire and to $u^{-}$on the right, but because of GR \#2, $u^{-}=u^{+}=0$, so we can neglect those).
(d) (4 points) However, your boss points out that your design above doesn't allow for a mixture of positive and negative coefficients. Determined to succeed, you design the following circuit. What is the output of your new design as a function of the input voltages $V_{\mathrm{in}, 1}, V_{\mathrm{in}, 2}, \ldots, V_{\mathrm{in}, 5}$ ?


## Solution:

In this problem the easiest way to get to the solution algebraically is to apply superposition looking separately at the 3 sources connected to the inverting terminal of the op amp, $u^{-}$and at the 2 sources connected to the non-inverting terminal of the op amp, $u^{+}$. Nulling the 2 sources connected to the non-inverting terminal of the op amp we get an identical topology to the one we had in part c . (The resistors associated with the nulled sources can be combined in one equivalent resistance with one terminal connected to ground and the other to $u^{+}$. Because GR \#1 applies, no current can be flowing though that resistor. Hence the voltage drop across it has to be zero and $u^{+}=0$ as well. This means we have the same configuration as in part c).
Copying the result from part c here we have:

$$
V_{\mathrm{out}, \mathrm{inv}}=-\frac{R_{f}}{R_{1}} V_{\mathrm{in}, 1}-\frac{R_{f}}{R_{2}} V_{\mathrm{in}, 2}-\frac{R_{f}}{R_{3}} V_{\mathrm{in}, 3}
$$

Now let's look at the circuit we get when the 3 sources connected to the inverting terminal of the op amp are nulled:


To calculate $u^{+}$we can use superposition for the two sources and the voltage divider formula:

$$
u_{+}=\frac{R_{p} \| R_{5}}{R_{4}+R_{p} \| R_{5}} V_{\mathrm{in}, 4}+\frac{R_{p} \| R_{4}}{R_{5}+R_{p} \| R_{4}} V_{\mathrm{in}, 5}
$$

Now notice that once we find the voltage at $u^{+}$we can apply the non-inverting amplifier formula $\left(1+\frac{R_{\text {top }}}{R_{\text {bot }}}\right)$ with $R_{\text {bot }}=R_{1}\left\|R_{2}\right\| R_{3}$, and $R_{\text {top }}=R_{f}$.

$$
V_{\text {out }, \text { non-inv }}=\left(1+\frac{R_{f}}{R_{1}\left\|R_{2}\right\| R_{3}}\right) \frac{R_{p} \| R_{5}}{R_{4}+R_{p} \| R_{5}} V_{\mathrm{in}, 4}+\left(1+\frac{R_{f}}{R_{1}\left\|R_{2}\right\| R_{3}}\right) \frac{R_{p} \| R_{4}}{R_{5}+R_{p} \| R_{4}} V_{\mathrm{in}, 5}
$$

Lastly, we can find the overall output by combining the two previous results:

$$
\begin{gathered}
V_{\text {out }}=V_{\text {out, inv }}+V_{\text {out }, \text { non-inv }} \\
V_{\text {out }}=-\frac{R_{f}}{R_{1}} V_{\mathrm{in}, 1}-\frac{R_{f}}{R_{2}} V_{\mathrm{in}, 2}-\frac{R_{f}}{R_{3}} V_{\mathrm{in}, 3}+\left(1+\frac{R_{f}}{R_{1}| | R_{2} \| R_{3}}\right) \frac{R_{p} \| R_{5}}{R_{4}+R_{p} \| R_{5}} V_{\mathrm{in}, 4}+\left(1+\frac{R_{f}}{R_{1}\left\|R_{2}\right\| R_{3}}\right) \frac{R_{p} \| R_{4}}{R_{5}+R_{p} \| R_{4}} V_{\mathrm{in}, 5} \\
V_{\text {out }}=-3.833 V_{\mathrm{in}, 1}-2.875 V_{\mathrm{in}, 2}-5.75 V_{\mathrm{in}, 3}+0.6 V_{\mathrm{in}, 4}+0.9 V_{\mathrm{in}, 5}
\end{gathered}
$$

After successfully tackling the previous task and creating a weighted voltage summer, your mentor presents you with another problem. Your job will be to analyze the following circuit. Your mentor claims that you can use this circuit to convert an input current to an output voltage.

(e) (4 points) To verify his claim, analyze the circuit and calculate the currents labeled $i_{1}, i_{2}, i_{3}, i_{4}$, and the output voltage $V_{\text {out }}$. What are their values?
Solution:


Let's write GR \#2 and a KCL equation for every node apart from $V_{\text {out }}$ :

$$
\begin{aligned}
u_{1}=u^{-}=u^{+}=0 & (\text { GR \#2) } \\
I_{i n}=i_{1}+i^{-}=i_{1}+0 & (\text { GR \#1) } \\
i_{1}+I_{1}=i_{2} & \left(\text { node } u_{2}\right) \\
i_{2}+I_{2}=i_{3} & \left(\text { node } u_{3}\right) \\
i_{3}+I_{3}=i_{4} & \left(\text { node } u_{4}\right)
\end{aligned}
$$

The fastest way to tackle this problem is to sequentially calculate the currents and voltages from the input to the output:

$$
\begin{aligned}
& i_{1}=I_{\text {in }} \\
& u_{2}=u_{1}-i_{1} R=0-I_{i n} R=-I_{i n} R \\
& I_{1}=\frac{0-u_{2}}{R}=I_{i n}, \quad i_{2}=i_{1}+I_{1}=2 I_{i n} \\
& u_{3}=u_{2}-i_{2} \frac{R}{2}=-I_{i n} R-2 I_{i n} \frac{R}{2}=-2 I_{i n} R \\
& I_{2}=\frac{0-u_{3}}{R}=2 I_{\text {in }}, \quad i_{3}=i_{2}+I_{2}=4 I_{i n} \\
& u_{4}=u_{3}-i_{3} \frac{R}{2}=-2 I_{i n} R-4 I_{i n} \frac{R}{2}=-4 I_{i n} R \\
& I_{3}=\frac{0-u_{4}}{R}=8 I_{\text {in }}, \quad i_{4}=i_{3}+I_{3}=8 I_{i n} \\
& V_{\text {out }}=u_{4}-i_{4} \frac{R}{2}=-4 I_{\text {in }} R-8 I_{i n} \frac{R}{2}=-8 I_{i n} R
\end{aligned}
$$

(f) (4 points) What is the Thevenin equivalent voltage and the Thevenin equivalent resistance between terminals $a$ and $b$ in the circuit above?
Solution: The Thevenin equivalent voltage is equal to $V_{\text {out }}$ from the previous subpart, $V_{\text {th }}=V_{\text {out }}=$ $-8 I_{i n} R$. To calculate $R_{t h}$ we need to zero out the current source input (replace it with an open circuit):


Still, the circuit is in NFB, so by GR \#2 we will have that $u^{-}=u^{+}=0 \mathrm{~V}$.
Before applying a test source, we can see that because of GR \#1, $i_{1}$ has to be zero.
This in turn means that there will be no voltage drop across the leftmost $R$, which implies that $u_{2}=$ $u_{1}=0$. Substituting in the equations from the previous part we will get that $V_{\text {out }}=0 \mathrm{~V}$ as well. This means that the resistive network can be effectively ignored, and we will only "see" at the equivalent resistance of the voltage controlled voltage source modeling the op amp, which is 0 .
Another way to look at this is that we will have the equivalent resistance of the voltage controlled voltage source modeling the op amp in parallel with the resistance looking into the resistive network. This will effectively be a wire in parallel with some resistance (since the equivalent resistance of a voltage source is a wire) which is $0 \| R_{e q}=0$.
(g) (4 points) As is the case in most real-world applications, you want to use this incoming signal in order to drive a load that will actuate something. That "something" can be a speaker, a motor, or a heater among other things.
Which of the quantities you calculated in part (e) $\left(i_{1}, i_{2}, i_{3}, i_{4}, V_{\text {out }}\right)$, if any, will change if you connect a load resistance as shown in the figure below?


Solution: Since the output of the op amp is set by a voltage controlled voltage source, it will maintain its value regardless of the load attached to it. To do so, it will provide any additional current necessary.

## 12. MP3 Player ( $\mathbf{1 8}$ points)

Smartphones store songs as a sequence of binary numbers ( 0 s or 1 s ) called "bits" that must be converted to analog voltages before the song is played through a headset or speaker. The circuits that achieve this are called "Digital to Analog Converters", or DACs for short. Let's design a DAC!
(a) (4 points) You build the following 4-bit DAC:


Figure 5: Current Source 4-bit DAC circuit
You circuit converts a sequence of 4 bits to a voltage as follows: Initially, the capacitor, $C_{\text {out }}$, is discharged, so $V_{\text {out }}(0)=0$. Then, with the reset switch open, the switches $b_{0}-b_{3}$ are controlled by the input bit sequence: If bit $b_{i}$ has a value of " 1 " then the corresponding switch is closed; if it has a value of " 0 " the switch is open. After a fixed amount of time, $t_{\text {charge }}$, all the $b_{i}$ switches are opened, and the output voltage, $V_{\text {out }}\left(t_{\text {charge }}\right)$, is measured.

What is the value of $C_{\text {out }}$ that makes the largest possible output voltage, $V_{\text {out,max }}\left(t_{\text {charge }}\right)$, equal to 3 V ? Let $t_{\text {charge }}=20 \mu \mathrm{~s}$ and $I_{s}=2 \mu \mathrm{~A}$.

Disclaimer: Normally, open-circuiting a current source (which happens here when one of the switches $b_{i}$ is open) can be dangerous. In this problem, please assume that the current source is automatically shut off when connected to an open circuit.
Solution: The maximum output voltage will occur if all bits are " 1 ", in which case the capacitor $C_{\text {out }}$ will be charged by a current $I=15 I_{s}$
The current and the derivative of voltage on a capacitor are related as follows:

$$
\begin{aligned}
I_{s} & =C_{\text {out }} \frac{d V_{\text {out }}}{d t} \\
C_{\text {out }} & =\frac{15 I_{s}}{V_{\text {out }}\left(t_{\text {charge }}\right)-V_{\text {out }}(0)} t_{\text {charge }}
\end{aligned}
$$

Which after substitution for this example gives: $C_{\text {out }}=200 \mathrm{pF}$.
(b) (4 points) You show your circuit to your TA, Ben, who reminds you that it's really hard to build a current source. Luckily for you, Ben is very resourceful and provides you with a circuit of his own. His DAC uses capacitors sharing charge to produce different voltages.

To remind you how this idea works he tells you to analyze the circuit in Figure 6. For time $t<0$, the switch is open and the capacitors are charged to voltages $V_{1}$ and $V_{2}$, respectively. At time $t=0$ the switch is closed. What is the voltage $V_{1}$ after the charges have redistributed?


Figure 6: Capacitor Charge Sharing
Use the following values: $C_{1}=4 \mathrm{~F}, C_{2}=8 \mathrm{~F}, V_{1}=3 \mathrm{~V}, V_{2}=6 \mathrm{~V}$.
Solution: After time, $t>0$ we will have that the two capacitors are connected in parallel with their bottom node at ground and their top node floating. Hence, the total charge on that node has to be coserved. Equating the total charge stored on the top plates of the two capacitors before and after $t=0$ we get:

$$
\begin{aligned}
C_{1} V_{1}+C_{2} V_{2} & =C_{1} V_{1, t>0}+C_{2} V_{1, t>0} \\
V_{1, t>0} & =\frac{C_{1} V_{1}+C_{2} V_{2}}{C_{1}+C_{2}}
\end{aligned}
$$

Substituting for this example we get: $V_{1, t>0}=\frac{60}{12} \mathrm{~V}$

Following Ben's advice, you build a full DAC, shown in Figure 7. It operates in two phases and is controlled by a bit signal $b$, which can be 0 or 1 . The table below indicates the state of each switch for both phases.

| Switch | Phase 1 | Phase 2 |
| :--- | :--- | :--- |
| $S_{1}$ | closed if $b=1$, open otherwise | open |
| $S_{2}$ | closed if $b=0$, open otherwise | open |
| $S_{3}$ | open | closed |



Figure 7: DAC Circuit Diagram
(c) (3 points) Draw the circuit that corresponds to the DAC circuit diagram (Figure 7) during Phase 1 when $b=1$.
Solution:

(d) (3 points) Draw the circuit that corresponds to the DAC circuit diagram (Figure 7) during Phase 2 when $b=1$.

## Solution:


(e) (4 points) The circuit repeatedly cycles through Phases 1 and 2. In each step, the value of the control signal $b$ represents one "bit" of the number to be converted. Given that $C_{1}=C_{2}$, fill in the values of $V_{n 1}$ (voltage of $C_{1}$ measured in Phase 1) and $V_{n 2}$ (voltage of $C_{2}$ measured in Phase 2) in the table below. The first two rows are filled in for illustration. Assume $C_{2}$ is initially discharged at the beginning of Step 1.

| Step | $\mathbf{b}$ | $\mathbf{V}_{\mathbf{n 1}}$ in Phase 1 | $\mathbf{V}_{\mathbf{n 2}}$ in Phase 2 |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 V | 0 V |
| 2 | 1 | $V_{r e f}$ | $\frac{1}{2} V_{r e f}$ |
| 3 | 1 | $a$ | $b$ |
| 4 | 1 | $c$ | $d$ |

## Solution:

As the circuit switches between phase 1 and 2 multiple times, the output voltage $V_{n 2}$ at step $k$ is going to be given by applying charge conservation for the previous step $k-1$ : The only difference between here and part b is that we are looking into $k-1, k$, instead of $t<0, t \geq 0$. This leads to the following equation:

$$
V_{n 2, k+1}=\frac{C_{1} V_{n 1, k}+C_{2} V_{n 2, k}}{C_{1}+C_{2}}
$$

And the voltage $V_{n 1}$ at time $k$ only depends on the value of the current bit $b_{k}$ with:

$$
V_{n 1, k}= \begin{cases}V_{\text {ref }}, & \text { if } b=1 \\ 0, & \text { if } b=0\end{cases}
$$

Filling out the table one step at a time we get to the solution:
$a=V_{\text {ref }}, b=\frac{3}{4} V_{\text {ref }}, c=V_{\text {ref }}, d=\frac{7}{8} V_{\text {ref }}$

