You are given the following circuit:



Which of the following statements are true? [Note: Positive power dissipation indicates that the element is dissipating power while negative power dissipation indicates that the element is generating power.]

- 1. The power dissipated by all elements must sum to 0.
- 2. According to Ohm's law, the power dissipated by the resistors must be nonnegative.
- 3. The power dissipated by the voltage source must be less than 0.

purses.berkeley.edu/courses/1491216/quizzes/2307332/take?preview=1

 Quiz: Final A

 4. The power dissipated by the current source  $P_I$  may be found by shorting the voltage source, finding  $V_I$ , and then calculating  $P_I = V_I I_S$ .

 • 1 and 2 only.

 • 1, 2, and 3 only.

 • 1, 2, 3, and 4.

 • 2, 3, and 4 only.

 • 1, 3, and 4 only.

SP2020 FINAL A QUESTION 10 1. "The power dissipated by all elements must sun to O." -> Law of Conservation of Energy - energy can neither be created nor destroyed \*\* if power dissipated > 0, it implies energy was destroyed evergy was created v, it implies 2. Power dissipated by resistors must be nonnegative.  $\rightarrow$   $P = VI = (IR)I = I^2R$ I<sup>2</sup> is always positive, R is always positive . P dissipated by resistor is always positive 3. Power dissipated by the voltage source must be less than D. -> P=VI... just reed one of Vs or I, to be negative in this case -> It's okay for voltage source to dissi-

pate power ... there is a current source to compensate by generating 4. The power dissipated by ament source may be found by shorting the voltage source, finding VI, and calculating  $P_{I} = V_{I} I_{S}.$ -> Superposition doesn't work like that! Need to also remove current ource and do circuit analysis to ind final VI value.



· goal: advantage of CMOS inverter over NMOS in context of power consumption and output voltage \* assume transistors don't have internal resistance or capacitance -> draw if out for better inhuition  $V_{00} = V_{00} (V_{i_1} \leq V_{tk})$   $V_{00} = V_{00} = V_{00} = V_{00} + V_{00} +$ CMOS inverter NMOS inverter \* we can surely conclude the maximum output voltage of CMOS is higher than that of NMDS when M2 is closed (Vin > V+h)

 $= R_{L} + V_{0}$ NMOS inverte CMOS inverter \* if M2 stays closed (no switching), power consumption of CMDS is lower than that of NMOS \*\* ILLUSTRATED BOTH CASES PROVING ONLY I AND I

FA2DIG MIDTERMI QUESTION 3



$$Q = CV; \frac{d}{dt} Q(t) = C \frac{d}{dt} V(t) = I$$

$$I_{Cuire} = C_{vire} \frac{d}{dt} V_{Cult} = C_{uire} \frac{d}{dt} V_{out}(t)$$

$$I_{Cuire} = C_{inv} \frac{d}{dt} V_{cult} = C_{uire} \frac{d}{dt} V_{out}(t)$$

$$V_{out}^{(t)} = \overline{V_{in}(t)} - (R_{inv} + R_{wire}) (I_{Cuire} + I_{Cinv})$$

$$= \overline{V_{in}(t)} - (R_{inv} + R_{wire}) (\frac{d}{dt} V_{out}(t)) (C_{uire} + C_{inv})$$

$$\frac{d}{dt} V_{out}(t) = \frac{\overline{V_{in}(t)} - V_{out}(t)}{(R_{inv} + R_{wire}) (C_{wire} + C_{inv})}$$

$$\frac{d}{dt} V_{out}(t) = \overline{V_{in}(t)} - V_{out}(t); \quad \frac{d}{dt} \widetilde{V}(t) = -\frac{d}{dt} V_{out}(t)$$

$$\frac{d}{dt} \widetilde{V}(t) = \overline{V_{in}(t)} - V_{out}(t); \quad \frac{d}{dt} \widetilde{V}(t) = -\frac{d}{dt} V_{out}(t)$$

$$\frac{d}{dt} \widetilde{V}(t) = \frac{-\widetilde{V}(t)}{(R_{inv} + R_{wire}) (C_{wire} + C_{inv})} \xrightarrow{T = 10^{-7}}{T = 10^{-7}}$$

$$\gamma = (R_{inv} + R_{wire}) (C_{wire} + C_{inv}); \quad T = \frac{1}{2}$$

$$\frac{d}{dt} \widetilde{V}(t) = -\widetilde{T} \widetilde{V}(t) \longrightarrow \widetilde{V}(t) = Ae^{-Tt}$$

$$\frac{d}{dt} \widetilde{V}(t) = -\widetilde{T} (Ae^{-\widetilde{T}t}) = -\widetilde{T} \widetilde{V}(t)$$

$$\overline{V}(o) = Ae^{-T(0)} = A = \overline{V_{in}(0)} - V_{out}(0) = |V|$$



You are given the inverter circuit shown below. You would like to reduce the power supplied by the power supply by a factor of 2.

You are given that  $C_L = 1 \text{ pF}$ ,  $f_s = 1 \text{ GHz}$  (the clock rate),  $R_{on,p} = R_{on,n} = 10\Omega$ , and  $V_{dd} = 1 \text{ V}$ . You are only allowed to adjust the circuit as described below. Which of the following could you do?



 Add another PMOS transistor in series with M1 and another NMOS transistor in series with M2.

ses.berkeley.edu/courses/1491216/quizzes/2309167/take?preview=1

Quiz: Final B

- None of the other choices.
- $\odot$  Double  $C_L$ .
- $\bigcirc$  Double  $V_{dd}$ .
- Add another PMOS transistor in parallel with M1 and another NMOS transistor in parallel with M2.

SP2020 FINAL B QUESTION 9 • goal: reduce power supplied by a factor of 2 > P=VI -> So either reduce voltage or current I we can surely eliminate "Double Vpo" -> draw it out for better intuition # look at circuit from POV that Rom, P power is being supplied T-0 d  $I = C_{L} \frac{d}{dt} V_{0}(t)$  $V_{in} \longrightarrow (Pmos) \qquad \qquad I = C_L \frac{d}{dt} V_0 (t) \\ = V_{00} - V_0 / R_{on, P} = V_{00} - V_0 / R_{on, P} \\ = V_0 - V_0 / R_{$ \* we can surely eliminate Double Ci pattern for voltage of a charging capacitor when input voltage is IV in an RC circuit (based on Fall 2019 MTI):  $P = V_{00} I = V_{00} (V_{00} - V_c) =$  $V_{c}(t) = 1 - e^{-t/RC}$  $= \frac{V_{DD}(1-1+e^{-t/Rc})}{V_{DD}e^{-t/R_{on,p}}C} \qquad R_{on,p}$ Kon, p Ron, P

TYOD effective R is Ron, P Ron, P Z Ron , P 2 Ron,p Vin - Y (PMOS) P= V00 e-t/2Ron, rC Z Ron, p Vin - (PMOS) -Vo Vin - Vo (NMOS) TCL 2 Ron.p \* not perfect factor of 2 Vin - (NMOS) due to exponent & we can surely eliminate "Add another PMDS fransistor in series ... " (can draw out if you want but you can also realize by inspection) Rom,  $P = \frac{V_{00}}{V_0}$   $R_{00, P} = \frac{V_{00} e^{-t/0.5R_{00}}C}{0.5R_{0, p}}$ The Knot even reduced \* we can surely climinate "Add another PMDS transister in parallel..." \*\* LEAVING "None of the other choices"

SP2020 MIDTERM / QUESTION 3 on TEP e<sup>j0</sup> = jsin0+cos0 -> Euler's Formula (sike) a) i. // magnihude = 12 **1** <sup>1</sup> <sup>j</sup> a.i.  $\int \sqrt{1^2 + 1^2} = |1 + j|$ angle =  $45^{\circ} = \frac{1}{4}$ S arctan (1)  $1+j = \sqrt{2}e^{j\pi_{4}}$  4ţ-j  $U = j^{1/2} = e^{j^{1/2}}$  $\sqrt{j} = (e^{j\pi/2})^{1/2} = e^{j\pi/4}$ b) i.  $3e^{j\pi/3} 3e^{j\pi/2} = 3(j\sin\frac{\pi}{3} + \cos\frac{\pi}{3}) =$  $3(j\sqrt{3} + \frac{1}{2}) = \frac{3\sqrt{3}}{2}j + \frac{3}{2}$ ii.  $\# - \sqrt{7}e^{\pi j}$   $-\sqrt{7}e^{\pi j} = -\sqrt{7}(j\sin \pi + \cos \pi) =$ method  $(: -\sqrt{7}(j\cos + (-1)) = \sqrt{7}$ method 2:  $e^{\pi \dot{g}} = -1$   $(-\sqrt{7})(-1) = \sqrt{7}$ c) i.  $\frac{1}{j} = -i j$  (b)  $\frac{1}{j} \times j = -j \times j$ (2)  $\frac{1}{j} = -(j^2)$  (3) 1 = -(-1)(4)  $1 = 1 \sqrt{Q \cdot E. D.}$ 

ii. sin (2x) = 2cos x sin x  $(e^{j\theta} = j\sin\theta + \cos\theta)$  $= j \sin(-\theta) + \cos(-\theta) = -j \sin\theta + \cos\theta$ (2 e<sup>1</sup>  $(3a)e^{j\theta} + e^{-j\theta} = j\sin\theta + \cos\theta + (-j\sin\theta + \cos\theta) = 2\cos\theta$ positive trig mapping All 4a  $\cos\theta = e^{j\theta} + e$ 605 Ton  $\frac{2}{4b} = e^{i\theta} = e^{i\theta} - e^{-i\theta}$ in (22) = ejz sinx = 2 /  $(e^{jx})^2$ Q.E.D.