EECS 16B Jan 23 2020

- New device: Transistor



① MOSFET & Metal Oxide Semiconductor Field Effect Transistor

S: source, D: drain, G: gate



(a) OFF $V_{GS} < V_{th}$

(b) ON $V_{GS} \geq V_{th}$ & $V_{DS} < V_{GS} - V_{th}$ — resistor acts region "Linear Region"

(c) ON $V_{GS} \geq V_{th}$ & $V_{DS} > V_{GS} - V_{th}$ — region to the right "Saturation"

- Regions (b) & (c) are good for implementing a switch
- Region (b) is good for implementing current source / amplifier / ... analog

② 1st MOSFET called "NMOS"

2nd MOSFET "PMOS"

$I_G = 0$

- cross-section same as NMOS but material's are "inverted"

(a) OFF
(b) "Linear"
(c) Saturation

③ CMOS ≜ Complementary MOS
means technology has NMOS & PMOS

Example of Inverter

Input / Output

$V_{in} = 0$ Low $V_{out} = V_{DD}$ High
$V_{in} = V_{DD}$ High $V_{out} = 0$ Low

④ CMOS inverter

1) $V_{in} = V_{DD}$ (high) ⇒ $V_{GS1} = V_{DD} - V_{DD} = 0$ ⇒ M1 OFF
$V_{DS2} = V_{DD} - V_{DD} = 0$ ⇒ M2 OFF

2) $V_{in} = 0$ ⇒ $V_{GS2} = V_{DD}$ ⇒ M2 ON
$V_{DS2} = V_{DD} > V_{GS2} - V_{th}$
⇒ $V_{out} = V_{DD}$ [works like perfect switch]

⑤ CMOS inverter - try $V_{in} = 0$

$V_{GS1} = 0$ ⇒ M1 OFF
$V_{DS2} = -V_{DD} < V_{GS2} - V_{th} < 0$ ⇒ M2 ON
⇒ $V_{out} = V_{DD}$ [works as inverter]
⇒ all currents are zero!
in model

⑥ Overall input-output char.

⑦ Inverter - Perfect Model ⇒ zero current in CMOS inverter

- basic bldg block for all cells in modern computational electronics
- We know power consumption and area!

⑧

⑨ what is energy in cap if $V_c = V_{DD}$?
Cap value = C farads, likely pF; fF

$E_{cap} = \frac{1}{2} C V_{DD}^2$

- when both transfer energy in cap

$\int_0^{V_{DD}} V_c \, dq = \int_0^{V_{DD}} \frac{q}{C} dq = \frac{(CV_{DD})^2}{2C}$

⑩ Inverter charge state

⑪ Output low to high [V_{DD} & Power together] costs CV_{DD}^2

Causes of dissipations

1) $CV_{DD}^2 \cdot f_1$ f_1 = frequency of clock
2) leakage - "OFF" not really off
3) short-circuit current [another]