EECS 16B Designing Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Midterm 1

Name:							
SID:							
Discussion Section and TA (Monday):							
Discussion Section and TA (Wednesday):							
Lab Section and TA:							
Name and SID of left neighbor:							
Name and SID of right neighbor:							

Instructions


- You have 120 minutes to complete this exam. Check that the exam contains 17 pages total.
- After the exam begins, write your SID in the top right corner of each page of the exam.
- Only the front pages will be scanned and graded; you can use the back pages as scratch paper.
- Do not remove any pages from the exam or unstaple the exam as this disrupts scanning. If needed, cross out any work you do not want to be graded.

Problem	Points		
1	27		
2	19		
3	6		
4	24		
5	16		

Table of Unit Prefixes

Prefix	Μ	k	m	μ	n	р	f
Value	10^{6}	10^{3}	10^{-3}	10^{-6}	10 ⁻⁹	10^{-12}	10^{-15}

SID: _




SID:


1. Intelligent Memory (27 pts)

The performance of most machine learning applications is dominated by memory accesses, and hence many researchers are developing new types of memories that attempt to address this issue. In this problem, we will analyze a circuit that is relevant to an emerging type of memory known as "R-RAM" (Resistive RAM). R-RAM cells store information in the value of their internal resistance. For this problem, we will look at an R-RAM cell storing binary information – specifically:

R-RAM Cell



For the rest of this problem, consider the circuit (which is associated with reading out an R-RAM cell) shown below:




SID:

(a) (8 pts) Before analyzing the circuit directly, design a CMOS logic gate that implements the function $\overline{\text{row}} = \overline{A_0 \cdot A_1 \cdot A_2 \cdot A_3}$.


(Note that the A_0 , A_1 , A_2 , and A_3 inputs are typically the address bits that decide which row within the memory to access.)

Solution:

We will first draw the pull-down network composed of NMOS transistors. Recall that the AND operator corresponds to series transistors in the pull-down network.



Then, we will add the pull-up network composed of PMOS transistors. All of the series transitors above turn into parallel transistors.



Now consider the case where $\overline{row} = pre = V_{DD}$ and the circuit is in steady state. At time t = 0, both the \overline{row} and pre signals change their values to 0V. We will read out the state of the R-RAM by measuring the voltage V_{out} at t = 1 ns after this transition occurs – i.e., by measuring $V_{out}(1 \text{ ns})$.

Note that throughout this problem, you can assume that the transistors are ideal – i.e., that their $R_{on} = 0\Omega$. You should also assume that $V_{DD} = 1$ V. Note that you do not need to provide a fully simplified numerical answer for any remaining sub-parts of this question. In particular, you can leave exponential terms (i.e. e^x) unsimplified.

(b) (8 pts) What is the value of $V_{out}(1 \text{ ns})$ if the R-RAM stores a "0"?






Figure 1: t < 0




Figure 2: $t \ge 0$

We know that $V_{\text{out}}(0) = 0$ because of the short circuit to ground.

$$i_{C} = C \frac{dV_{\text{out}}}{dt}$$

$$\frac{V_{\text{DD}} - V_{\text{out}}}{R_{\text{bit}}} = 10 \cdot 10^{-15} \frac{dV_{\text{out}}}{dt}$$

$$\hat{V}_{\text{out}} = V_{\text{out}} - V_{\text{DD}}$$

$$-\frac{1}{10^{-8}} \hat{V}_{\text{out}} = \frac{d\hat{V}_{\text{out}}}{dt}$$

$$\hat{V}_{\text{out}} = ke^{-t/10^{-8}}$$

$$V_{\text{out}} = 1 + ke^{-t/10^{-8}}$$

$$V_{\text{out}}(0) = 0 = 1 + ke^{0} \rightarrow k = -1$$

$$V_{\text{out}}(t) = 1 - e^{-t/10^{-8}}$$

$$V_{\text{out}}(1 \text{ ns}) = 1 - e^{-0.1}$$

(c) (4 pts) What is the value of $V_{out}(1 \text{ ns})$ if the R-RAM stores a "1"?

Solution:

The solution to this is identical to the previous part, just with a different resistor value $(1M\Omega \rightarrow 100 k\Omega)$:

$$V_{\text{out}}(t) = 1 - e^{-t/10^{-9}}$$

 $V_{\text{out}}(1 \text{ ns}) = 1 - e^{-1}$

(d) (7 pts) How much energy has been delivered by the voltage source V_{DD} between t = 0 ns and t = 1 ns if the R-RAM is storing a "1"?

$$i_{V_{\text{DD}}} = \frac{V_{\text{DD}} - V_{\text{out}}}{R_{\text{bit}}} = 10^{-5} e^{-t/10^{-9}}$$

$$E_{V_{\text{DD}}} = \int_{0}^{1 \text{ ns}} P_{V_{\text{DD}}} dt$$

$$= \int_{0}^{1 \text{ ns}} i_{V_{\text{DD}}} V_{\text{DD}} dt$$

$$= V_{\text{DD}} \int_{0}^{10^{-9}} 10^{-5} e^{-t/10^{-9}} dt$$

$$= 10^{-5} \int_{0}^{10^{-9}} e^{-t/10^{-9}} dt$$


$$= 10^{-5} \left(-10^{-9}\right) e^{-t/10^{-9}} \Big|_{0}^{10^{-9}}$$

$$= 10^{-14} (-e^{-1} - (-1))$$

$$= 10^{-14} (1 - e^{-1})$$


2. Mechanical Differential Equations (19 pts)

Consider the circuit shown below.




At t < 0, S_1 is on (short-circuited), and S_2 is off (open-circuited). At $t \ge 0$, S_1 is off (open-circuited), and S_2 is on (short-circuited).

(a) (4 pts) Right after the switches change state (i.e., at t = 0), what is the value of i_L ? Solution: $V_L = L \frac{di_L}{dt} = 0, i_c = C \frac{dV_{out}}{dt} = 0 \implies V_{out} = V_{in}, i_L = i_R$, so $i_L(0^-) = \frac{V_{in}}{R}$.



t < 0, t < 0.

Right after switches change state, the inductor current cannot change instantaneously (since this could require infinite voltage across it), so $i_L(0^+) = \frac{V_{in}}{R}$.



At t < 0, S_1 is on (short-circuited), and S_2 is off (open-circuited). At $t \ge 0$, S_1 is off (open-circuited), and S_2 is on (short-circuited). (b) (5 pts) Choosing the state variables as $\vec{x}(t) = \begin{bmatrix} V_{\text{out}}(t) \\ i_L(t) \end{bmatrix}$, derive the **A** matrix that captures the behavior of this circuit for $t \ge 0$ with the matrix differential equation $\frac{d\vec{x}(t)}{dt} = \mathbf{A}\vec{x}(t) + \vec{b}$, where \vec{b} is a vector of constants.

$$V = L \frac{di_L}{dt}$$

$$V_{\text{in}} - V_{\text{out}} = L \frac{di_L}{dt}$$

$$\frac{di_L}{dt} = -\frac{V_{\text{out}}}{L} + \frac{V_{\text{in}}}{L}$$

$$i_C = i_L = C \frac{dV_{\text{out}}}{dt}$$

$$\frac{dV_{\text{out}}}{dt} = \frac{1}{C} i_L$$

$$\frac{d}{dt} \begin{bmatrix} V_{\text{out}} \\ i_L \end{bmatrix} = \begin{bmatrix} 0 & \frac{1}{C} \\ -\frac{1}{L} & 0 \end{bmatrix} \begin{bmatrix} V_{\text{out}} \\ i_L \end{bmatrix} + \begin{bmatrix} \frac{V_{\text{in}}}{L} \\ 0 \end{bmatrix}$$

$$\mathbf{A} = \begin{bmatrix} 0 & \frac{1}{C} \\ -\frac{1}{L} & 0 \end{bmatrix}$$

(c) (10 pts) Assuming that $V_{out}(0) = 0$ V, derive an expression for $V_{out}(t)$ for $t \ge 0$.

Solution:

We perform a change of variables, so that $\hat{V}_{out}(t) = V_{out} - V_{in}$. The A matrix will not change, but the \vec{b} vector goes to zero.

$$det(\mathbf{A} - \lambda \mathbf{I}) = 0$$
$$\lambda^2 + \frac{1}{LC} = 0$$
$$\lambda = \pm j \frac{1}{\sqrt{LC}}$$

At this point, there are two possible solutions. **Method 1:**


$$\begin{split} \hat{V}_{\text{out}}(t) &= k_1 \cos\left(\frac{t}{\sqrt{LC}}\right) + k_2 \sin\left(\frac{t}{\sqrt{LC}}\right) \\ V_{\text{out}}(t) &= k_1 \cos\left(\frac{t}{\sqrt{LC}}\right) + k_2 \sin\left(\frac{t}{\sqrt{LC}}\right) + V_{\text{in}} \\ V_{\text{out}}(0) &= 0 = k_1 \cos(0) + k_2 \sin(0) + V_{\text{in}} \\ k_1 &= -V_{\text{in}} \\ i_L(0) &= \frac{V_{\text{in}}}{R} = C \frac{dV_{\text{out}}}{dt}(0) \\ \frac{V_{\text{in}}}{RC} &= -\frac{k_1}{\sqrt{LC}} \sin(0) + \frac{k_2}{\sqrt{LC}} \cos(0) \\ k_2 &= \frac{\sqrt{L/C}}{R} V_{\text{in}} \\ V_{\text{out}} &= V_{\text{in}} \left(1 - \cos\left(\frac{t}{\sqrt{LC}}\right) + \frac{\sqrt{L/C}}{R} \sin\left(\frac{t}{\sqrt{LC}}\right) \right) \end{split}$$

Method 2:

$$\begin{split} \hat{V}_{\text{out}}(t) &= k_1 e^{j\frac{1}{\sqrt{LC}t}t} + k_2 e^{-j\frac{1}{\sqrt{LC}}t} \\ V_{\text{out}}(t) &= k_1 e^{j\frac{1}{\sqrt{LC}}t} + k_2 e^{-j\frac{1}{\sqrt{LC}}t} + V_{\text{in}} \\ V_{\text{out}}(0) &= 0 = k_1 e^0 + k_2 e^0 + V_{\text{in}} \\ k_1 + k_2 &= -V_{\text{in}} \\ i_L(0) &= \frac{V_{\text{in}}}{R} = C \frac{dV_{\text{out}}}{dt}(0) \\ \frac{V_{\text{in}}}{RC} &= j\frac{k_1}{\sqrt{LC}} - j\frac{k_2}{\sqrt{LC}} \\ k_1 - k_2 &= -j\frac{\sqrt{L/C}}{R}V_{\text{in}} \\ k_1 &= -V_{in}(\frac{1}{2} + j\frac{\sqrt{L/C}}{2R}), k_2 &= -V_{in}(\frac{1}{2} - j\frac{\sqrt{L/C}}{2R}) \\ V_{\text{out}}(t) &= V_{in}\left(-(\frac{1}{2} + j\frac{\sqrt{L/C}}{2R})e^{j\frac{1}{\sqrt{LC}}t} - (\frac{1}{2} - j\frac{\sqrt{L/C}}{2R})e^{-j\frac{1}{\sqrt{LC}}t} + V_{\text{in}}\right) \end{split}$$

3. Phasor Gainz (6 pts)

Derive $H(j\omega) = \frac{\tilde{V}_{out}}{\tilde{V}_{in}}$ for the circuit shown below. *Hint: Simplifying your initial expressions should lead to a very compact result for H*($j\omega$).



Solution:


If we perform KCL at the node between the two capacitors and use the element I-V relationships ("Ohms law"), we get:

$$\frac{\tilde{V}_{\text{in}} - \tilde{V}_{\text{out}}}{1/j\omega \cdot 10^{-12}} + \frac{\tilde{V}_{\text{in}} - \tilde{V}_{\text{out}}}{2 \cdot 10^3} = \frac{\tilde{V}_{\text{out}}}{1/j\omega \cdot 2 \cdot 10^{-12}} + \frac{\tilde{V}_{\text{out}}}{10^3}$$
$$(\tilde{V}_{\text{in}} - \tilde{V}_{\text{out}}) \frac{1 + j\omega \cdot 2 \cdot 10^{-9}}{2000} = \tilde{V}_{\text{out}} \frac{1 + j\omega \cdot 2 \cdot 10^{-9}}{1000}$$
$$\tilde{V}_{\text{in}} - \tilde{V}_{\text{out}} = \frac{2000}{1000} \tilde{V}_{\text{out}}$$
$$\tilde{V}_{\text{in}} = (1 + 2) \tilde{V}_{\text{out}}$$
$$\frac{\tilde{V}_{\text{out}}}{\tilde{V}_{\text{in}}} = \frac{1}{3}$$

4. Equality for All Frequencies (24 pts)

Note: A Bode plot cheat sheet has been provided on page 2 of the exam.


(a) (8 pts) Imagine that we have two chips (chip A and chip B) trying to communicate a voltage signal from one chip to the other across a long wire. We will model this scenario with the circuit shown below, where V_A models a circuit inside of chip A that is creating the signal, and V_{out} is the voltage received by chip B.




Note for this circuit, you can assume that

$$H(j\omega) = \frac{\tilde{V}_{\text{out}}}{\tilde{V}_A} = \frac{1}{(1 + j\omega \cdot 0.5 \cdot 10^{-9})(1 + j\omega \cdot 10^{-9})}$$

Sketch the magnitude and phase Bode plots of $H(j\omega)$. Be sure to **label** (a) the locations of each pole/zero, (b) the magnitude values at each pole/zero location, (c) the slopes (in dB/dec) of all segments of the magnitude plot, (d) the low-frequency ($\omega = 0$) and high-frequency ($\omega = \infty$) values of the phase, (e) the frequencies at which the slope of the phase changes. Note that you do not need to specifically **label the values of the phase at the pole/zero frequencies.**




(b) (6 pts) Now let's look at adding an "equalizer" circuit to chip B, as modeled below. The goal of this equalizer is to make it so that $V_{\text{out}} = V_A$, which is equivalent to stating that $\frac{\tilde{V}_{\text{out}}}{\tilde{V}_A} = 1$. Sketch a magnitude Bode plot of what $|H_{\text{eq}}(j\omega)|$ would need to be in order to achieve the goal of making $\frac{\tilde{V}_{\text{out}}}{\tilde{V}_A} = 1$.




Solution:

We want $|H_{eq}(j\omega)| \cdot |H(j\omega)| = 0$ dB for all frequencies. $|H_{eq}(j\omega)|$ needs to add a slope of 20 dB/dec or 40 dB/dec whenever $|H(j\omega)|$ subtracts the same amount.




(c) (10 pts) Your colleague suggests the circuit shown below in order to realize $H_{eq}(j\omega)$. (I.e., the transfer function $\frac{\tilde{V}_{out}}{\tilde{V}_{i,eq}}$ of this circuit should be equal to $H_{eq}(j\omega)$.) Choose values for C_1 and C_2 , such that the magnitude of the frequency response of this circuit matches the plot shown below (which may or may be the correct answer to part (b)).



Solution:

The circuit consists of two cascaded inverting amplifiers, but with impedances rather than resistors.



The transfer function of the inverting amplifier is:

$$\frac{\tilde{V}_{\text{out}}}{\tilde{V}_{\text{in}}} = -\frac{Z_2}{Z_1}$$

For this specific circuit:

$$Z_{2} = 1 \,\mathrm{k}\Omega$$
$$Z_{1} = 1 \,\mathrm{k}\Omega \parallel \frac{1}{j\omega C}$$
$$Z_{1} = \frac{\frac{1 \,\mathrm{k}\Omega}{j\omega C}}{1 \,\mathrm{k}\Omega + \frac{1}{j\omega C}} = \frac{1 \,\mathrm{k}\Omega}{1 + j\omega \cdot 1 \,\mathrm{k}\Omega \cdot C}$$

-

Therefore,

$$\frac{Z_2}{Z_1} = \frac{1 \,\mathrm{k}\Omega}{\frac{1 \,\mathrm{k}\Omega}{1 + j\omega \cdot 1 \,\mathrm{k}\Omega \cdot C}} = (1 + j\omega \cdot 1 \,\mathrm{k}\Omega \cdot C)$$

Thus, each op-amp provides one zero at $\omega = \frac{1}{1 \text{ k}\Omega \cdot C}$. From the Bode plot, we have zeros at $\omega = 3 \cdot 10^9$ and $\omega = 12 \cdot 10^9$. So:

$$\frac{1}{1 \text{ k}\Omega \cdot C_1} = 3 \cdot 10^9$$

$$C_1 = \frac{1}{1 \cdot 10^3 \cdot 3 \cdot 10^9} = \frac{1}{3} \text{ pF}$$

$$\frac{1}{1 \text{ k}\Omega \cdot C_2} = 12 \cdot 10^9$$

$$C_2 = \frac{1}{1 \cdot 10^3 \cdot 12 \cdot 10^9} = \frac{1}{12} \text{ pF}$$


SID: _____

[ADDITIONAL SPACE FOR SOLUTION TO PART (C)]

SID:


5. Circuits^{∞} (16 pts)


We sometimes model wires and other physical structures by decomposing them into an infinite number of (infinitely short) "sub-sections". In particular, long wires between two electrical circuits are often modeled as below:



In this problem, we will examine the equivalent impedance of such a structure. As a reminder, the equivalent impedance \tilde{Z}_{eq} of a circuit with some phasor voltage \tilde{V}_{test} across it and some phasor current \tilde{I}_{test} flowing through it is $\tilde{Z}_{eq} = \frac{\tilde{V}_{test}}{\tilde{I}_{test}}$.

(a) (5 pts) For the circuit shown below (which is a single sub-section in our wire model), derive \tilde{Z}_{eq} using a test current source (as shown below). Your answer should be a function of *L*, *C*, and ω .






$$\tilde{i}_{L} = \tilde{i}_{c} = \tilde{I}_{\text{test}}$$
$$\frac{\tilde{V}_{\text{test}} - \tilde{u}_{1}}{j\omega L} = j\omega C \tilde{u}_{1} = \tilde{I}_{\text{test}}$$
$$\tilde{u}_{1} = \frac{\tilde{I}_{\text{test}}}{j\omega C}$$
$$\tilde{I}_{\text{test}} = \frac{\tilde{V}_{\text{test}}}{j\omega L} - \frac{\tilde{I}_{\text{test}}}{j\omega L j\omega C}$$

$$(1 - \omega^2 LC)\tilde{I}_{\text{test}} = j\omega C\tilde{V}_{\text{test}}$$
$$\tilde{Z}_{\text{eq}} = \frac{\tilde{V}_{\text{test}}}{\tilde{I}test} = \frac{1 - \omega^2 LC}{j\omega C}$$


(b) (8 pts) Now let's compute the \tilde{Z}_{eq} of the entire wire (which has an infinite number of sub-sections). Note that this \tilde{Z}_{eq} is not the same as your answer to part (a). The method we will use to do this relies on the idea that if we remove only one out of an infinite number of sections, the equivalent impedance of the remaining circuit (which still has an infinite number of sections, since $\infty - 1 = \infty$) should not change. This results in the circuit model shown below:




Using the fact that the \tilde{Z}_{eq} of the circuit shown above (as a reminder, $\tilde{Z}_{eq} = \frac{\tilde{V}_{test}}{\tilde{I}_{test}}$) should be equal to the \tilde{Z}_{eq} included within the circuit itself, solve for \tilde{Z}_{eq} as a function of *L*, *C*, and ω .

Solution:

Setting up nodal analysis:



Using parallel equivalence:



Using series equivalence:



$$egin{aligned} & ilde{Z}_{ ext{eq}} = ilde{Z}_L + ilde{Z}_C \parallel ilde{Z}_{ ext{eq}} \ & ilde{Z}_{ ext{eq}} = j\omega L + rac{ ilde{Z}_{ ext{eq}}}{1 + j\omega C ilde{Z}_{ ext{eq}}} \end{aligned}$$

SID:

Cross multiplying and isolating \tilde{Z}_{eq} :

$$(1 + j\omega C\tilde{Z}_{eq} - 1)\tilde{Z}_{eq} = j\omega L(1 + j\omega C\tilde{Z}_{eq})$$
$$(j\omega C)\tilde{Z}_{eq}^{2} + ((j\omega)^{2}LC)\tilde{Z}_{eq} - j\omega L = 0$$
$$\tilde{Z}_{eq}^{2} + (j\omega L)\tilde{Z}_{eq} - \frac{L}{C} = 0$$
$$\tilde{Z}_{eq} = \frac{-j\omega L \pm \sqrt{-\omega^{2}L^{2} + 4\frac{L}{C}}}{2}$$

(c) (3 pts) What is the DC value of \tilde{Z}_{eq} – i.e., what is \tilde{Z}_{eq} when $\omega = 0$? Solution:

$$\tilde{Z}_{\rm eq}(0) = \frac{0 \pm \sqrt{0 + 4\frac{L}{C}}}{2} = \sqrt{\frac{L}{C}}$$