## EECS 16B Designing Information Devices and Systems II Fall 2018

Name: $\qquad$

SID: $\qquad$

Discussion Section and TA (Monday): $\qquad$

Discussion Section and TA (Wednesday): $\qquad$

Lab Section and TA: $\qquad$

Name and SID of left neighbor: $\qquad$

Name and SID of right neighbor: $\qquad$

## Instructions

- You have 120 minutes to complete this exam. Check that the exam contains 17 pages total.
- After the exam begins, write your SID in the top right corner of each page of the exam.
- Only the front pages will be scanned and graded; you can use the back pages as scratch paper.
- Do not remove any pages from the exam or unstaple the exam as this disrupts scanning. If needed, cross out any work you do not want to be graded.

| Problem | Points |
| :---: | :---: |
| 1 | 27 |
| 2 | 19 |
| 3 | 6 |
| 4 | 24 |
| 5 | 16 |

Table of Unit Prefixes

| Prefix | M | k | m | $\mu$ | n | p | f |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Value | $10^{6}$ | $10^{3}$ | $10^{-3}$ | $10^{-6}$ | $10^{-9}$ | $10^{-12}$ | $10^{-15}$ |


| Factor | Bode Magnitude | Bode Phase |
| :---: | :---: | :---: |
| Constant K | $20 \log K$ | $\pm 180^{\circ}$ if $K<0$ |
|  | $0 \mathrm{~dB} \longrightarrow \omega$ | $0^{\circ} \quad 0^{\circ}$ if $K>0$ |
| Zero@Origin$(j \omega)^{N}$ |  | $(90 N){ }^{\circ}$ |
|  |  | $0^{\circ}$ |
| Pole @ Origin $(j \omega)^{-N}$ | 0 dB | $\qquad$ |
| Simple Zero $\left(1+j \omega / \omega_{\mathrm{c}}\right)^{N}$ |  |  |
| Simple Pole $\left(\frac{1}{1+j \omega / \omega_{\mathrm{c}}}\right)^{N}$ |  |  |

$\qquad$

## 1. Intelligent Memory ( $\mathbf{2 7} \mathbf{p t s}$ )

The performance of most machine learning applications is dominated by memory accesses, and hence many researchers are developing new types of memories that attempt to address this issue. In this problem, we will analyze a circuit that is relevant to an emerging type of memory known as "R-RAM" (Resistive RAM). R-RAM cells store information in the value of their internal resistance. For this problem, we will look at an R-RAM cell storing binary information - specifically:

## R-RAM Cell



$$
R_{\mathrm{bit}}= \begin{cases}1 \mathrm{M} \Omega, & \text { Cell stores a " } 0 " " \\ 100 \mathrm{k} \Omega, & \text { Cell stores a " } 1 "\end{cases}
$$

For the rest of this problem, consider the circuit (which is associated with reading out an R-RAM cell) shown below:

(a) ( $\mathbf{8} \mathbf{~ p t s})$ Before analyzing the circuit directly, design a CMOS logic gate that implements the function $\overline{\mathrm{row}}=\overline{A_{0} \cdot A_{1} \cdot A_{2} \cdot A_{3}}$.
(Note that the $A_{0}, A_{1}, A_{2}$, and $A_{3}$ inputs are typically the address bits that decide which row within the memory to access.)

Now consider the case where $\overline{\text { row }}=$ pre $=V_{\mathrm{DD}}$ and the circuit is in steady state. At time $t=0$, both the $\overline{\text { row }}$ and pre signals change their values to 0 V . We will read out the state of the R-RAM by measuring the voltage $V_{\text {out }}$ at $t=1 \mathrm{~ns}$ after this transition occurs - i.e., by measuring $V_{\text {out }}(1 \mathrm{~ns})$.
Note that throughout this problem, you can assume that the transistors are ideal - i.e., that their $R_{\text {on }}=$ $0 \Omega$. You should also assume that $V_{\mathrm{DD}}=1 \mathrm{~V}$. Note that you do not need to provide a fully simplified numerical answer for any remaining sub-parts of this question. In particular, you can leave exponential terms (i.e. $e^{x}$ ) unsimplified.
(b) ( $\mathbf{8} \mathbf{~ p t s}$ ) What is the value of $V_{\text {out }}(1 \mathrm{~ns})$ if the R-RAM stores a " 0 "?
(c) ( $\mathbf{4} \mathbf{~ p t s}$ ) What is the value of $V_{\text {out }}(1 \mathrm{~ns})$ if the R-RAM stores a " 1 "?
(d) ( $\mathbf{7} \mathbf{~ p t s ) ~ H o w ~ m u c h ~ e n e r g y ~ h a s ~ b e e n ~ d e l i v e r e d ~ b y ~ t h e ~ v o l t a g e ~ s o u r c e ~} V_{\mathrm{DD}}$ between $t=0 \mathrm{~ns}$ and $t=1 \mathrm{~ns}$ if the R-RAM is storing a " 1 "?
$\qquad$

## 2. Mechanical Differential Equations ( $\mathbf{1 9} \mathbf{~ p t s )}$

Consider the circuit shown below.


At $t<0, S_{1}$ is on (short-circuited), and $S_{2}$ is off (open-circuited).
At $t \geq 0, S_{1}$ is off (open-circuited), and $S_{2}$ is on (short-circuited).
(a) ( $\mathbf{4} \mathbf{~ p t s}$ ) Right after the switches change state (i.e., at $t=0$ ), what is the value of $i_{L}$ ?
(b) (5 pts) Choosing the state variables as $\vec{x}(t)=\left[\begin{array}{c}V_{\text {out }}(t) \\ i_{L}(t)\end{array}\right]$, derive the $\mathbf{A}$ matrix that captures the behavior of this circuit for $t \geq 0$ with the matrix differential equation $\frac{d \vec{x}(t)}{d t}=\mathbf{A} \vec{x}(t)+\vec{b}$, where $\vec{b}$ is a vector of constants.
(c) (10 pts) Assuming that $V_{\text {out }}(0)=0 \mathrm{~V}$, derive an expression for $V_{\text {out }}(t)$ for $t \geq 0$.

## 3. Phasor Gainz ( $6 \mathbf{~ p t s}$ )

Derive $H(j \omega)=\frac{\tilde{V}_{\text {out }}}{V_{\text {in }}}$ for the circuit shown below.
Hint: Simplifying your initial expressions should lead to a very compact result for $H(j \omega)$.

$\qquad$

## 4. Equality for All Frequencies ( $\mathbf{2 4} \mathbf{~ p t s )}$

Note: A Bode plot cheat sheet has been provided on page 2 of the exam.
(a) (8 pts) Imagine that we have two chips (chip A and chip B) trying to communicate a voltage signal from one chip to the other across a long wire. We will model this scenario with the circuit shown below, where $V_{A}$ models a circuit inside of chip A that is creating the signal, and $V_{\text {out }}$ is the voltage received by chip B.


Note that for this circuit, you can assume that

$$
H(j \omega)=\frac{\tilde{V}_{\mathrm{out}}}{\tilde{V}_{A}}=\frac{1}{\left(1+j \omega \cdot 0.5 \cdot 10^{-9}\right)\left(1+j \omega \cdot 10^{-9}\right)} .
$$

Sketch the magnitude and phase Bode plots of $H(j \omega)$. Be sure to label (a) the locations of each pole/zero, (b) the magnitude values at each pole/zero location, (c) the slopes (in $\mathrm{dB} / \mathrm{dec}$ ) of all segments of the magnitude plot, (d) the low-frequency $(\omega=0)$ and high-frequency $(\omega=\infty)$ values of the phase, (e) the frequencies at which the slope of the phase changes. Note that you do not need to specifically label the values of the phase at the pole/zero frequencies.
(b) ( $6 \mathbf{p t s}$ ) Now let's add an "equalizer" circuit to chip B, as modeled below. The goal of this equalizer is to make it so that $V_{\text {out }}=V_{A}$, which is equivalent to stating that $\frac{\tilde{V}_{\text {out }}}{V_{A}}=1$. Sketch a magnitude Bode plot of what $\left|H_{\mathrm{eq}}(j \omega)\right|$ would need to be in order to achieve the goal of making $\frac{\tilde{V}_{\text {out }}}{V_{A}}=1$.

$\qquad$
(c) (10 pts) Your colleague suggests the circuit shown below in order to realize $H_{\text {eq }}(j \omega)$. (I.e., the transfer function $\frac{\tilde{V}_{\text {out }}}{V_{\mathrm{i}, \text { eq }}}$ of this circuit should be equal to $H_{\mathrm{eq}}(j \omega)$.) Choose values for $C_{1}$ and $C_{2}$, such that the magnitude of the frequency response of this circuit matches the plot shown below (which may or may not be the correct answer to part (b)).


[ADDITIONAL SPACE FOR SOLUTION TO PART (C)]
$\qquad$

## 5. Circuits ${ }^{\infty}$ ( $\mathbf{1 6}$ pts)

We sometimes model wires and other physical structures by decomposing them into an infinite number of (infinitely short) "sub-sections". In particular, long wires between two electrical circuits are often modeled as below:


In this problem, we will examine the equivalent impedance of such a structure. As a reminder, the equivalent impedance $\tilde{Z}_{\text {eq }}$ of a circuit with some phasor voltage $\tilde{V}_{\text {test }}$ across it and some phasor current $\tilde{I}_{\text {test }}$ flowing through it is $\tilde{Z}_{\text {eq }}=\frac{\tilde{V}_{\text {test }}}{\tilde{\text { test }}}$.
(a) ( $\mathbf{5} \mathbf{~ p t s}$ ) For the circuit shown below (which is a single sub-section in our wire model), derive $\tilde{Z}_{\text {eq }}$ using a test current source (as shown below). Your answer should be a function of $L, C$, and $\omega$.

$\qquad$
(b) ( $\mathbf{8} \mathbf{~ p t s})$ Now let's compute the $\tilde{Z}_{\mathrm{eq}}$ of the entire wire (which has an infinite number of sub-sections). Note that this $\tilde{Z}_{\mathrm{eq}}$ is not the same as your answer to part (a). The method we will use to do this relies on the idea that if we remove only one out of an infinite number of sections, the equivalent impedance of the remaining circuit (which still has an infinite number of sections, since $\infty-1=\infty$ ) should not change. This results in the circuit model shown below:


Using the fact that the $\tilde{Z}_{\text {eq }}$ of the circuit shown above (as a reminder, $\tilde{Z}_{\text {eq }}=\frac{\tilde{V}_{\text {cest }}}{I_{\text {est }}}$ ) should be equal to the $\tilde{Z}_{\text {eq }}$ included within the circuit itself, solve for $\tilde{Z}_{\text {eq }}$ as a function of $L, C$, and $\omega$.
(c) ( $\mathbf{3} \mathbf{p t s})$ What is the DC value of $\tilde{Z}_{\text {eq }}-$ i.e., what is $\tilde{Z}_{\text {eq }}$ when $\omega=0$ ?

