

EE 240B – Spring 2018

Advanced Analog Integrated Circuits Lecture 12: Interference



Elad Alon
Dept. of EECS

Course Material Outline


- **Except for a couple of items we'll look at later, now basically done with "core" amplifier functionality**
- **In many cases though, amplifier design driven not just by core functionality, but by robustness to external interference**
 - Cover some of the sources of interference and how to mitigate them today/next lecture

Interference

Typical Interferers

- **Power supplies**
- **Clocks**
- **Digital signals**
- **Electrical interferers can couple in to your circuit:**
 - Directly by capacitive coupling (most common on IC)
 - Directly by inductive coupling (more common on PCB)
 - Indirectly due to finite supply impedance (common everywhere)

Fully Differential Circuits



- **Fully differential circuits:**
 - $V_{id} = V_{i+} - V_{i-}$ $V_{ic} = (V_{i+} + V_{i-})/2$
- **Try to make all interfering signals affect only common mode**
 - And “reject” common mode as much as possible


EE 240B

Lecture 12


5

Example

Single Ended



Differential




EE 240B

Lecture 12

6

Fully Differential Amplifier Gains



$$A_{dm} = \frac{v_{od}}{v_{id}} \rightarrow \infty$$

$$A_{cm} = \frac{v_{oc}}{v_{ic}} \rightarrow 0$$

$$A_{cdm} = \frac{v_{od}}{v_{ic}} \rightarrow 0$$

$$A_{VDD} = \frac{v_{od}}{v_{DD}} \rightarrow 0$$

$$A_{VSS} = \frac{v_{od}}{v_{SS}} \rightarrow 0$$

EE 240B

Lecture 12

7

CMRR, PSRR, ...

$$CMRR_{direct} = \left| \frac{A_{dm}}{A_{cm}} \right| \rightarrow \infty$$

$$PSRR_{VDD} = \left| \frac{A_{dm}}{A_{VDD}} \right| \rightarrow \infty$$

$$CMRR_{cross} = \left| \frac{A_{dm}}{A_{cdm}} \right| \rightarrow \infty$$

$$PSRR_{VSS} = \left| \frac{A_{dm}}{A_{VSS}} \right| \rightarrow \infty$$

EE 240B

Lecture 12

8


PSRR Example

EE 240B

Lecture 12

9

Differential Input Stage Options




EE 240B

Lecture 12

10

Differential Input Stage Options




EE 240B

Lecture 12

11

Side Note



EE 240B

Lecture 12

12

Design Methodology Implications

- Can “add” a $\text{CMRR}_{\text{direct}}$ spec to any of our methodologies
 - Since I_{SS} is fixed by g_m , only degrees of freedom are V_{tail}^* and L_{tail}
- How would you pick V_{tail}^* and L_{tail} ?

Design Methodology Implications

- In practice, need to specify $\text{CMRR}_{\text{direct}}(f)$ requirement
 - Could be pairs of f and CMRR , worst-case across range of f , etc.
- High- f CMRR may limit allowable V_{tail}^* and L_{tail}
 - Sometimes cascode tail for this reason, although can still be hard to maintain high- f CMRR
 - Is there anything else we can do?