

# EE 240B – Spring 2018

---

## Advanced Analog Integrated Circuits Lecture 19: Matching II



Elad Alon  
Dept. of EECS

## Computing Mismatch Variance

---

- **Same basic approach as noise computations**
  - Assume each mismatch source is “small” and adds to the others linearly
  - So can use superposition to find effect of each source and then add them all up

## **Current Matching**

---

EE 240B

Lecture 19

3

## **Voltage Matching**

---

EE 240B

Lecture 19


4

## Yield

---

- **Just like noise, can only put a statistical bound on mismatch**
  - So define “yield” as fraction of parts with target parameter being less than some specification

Interval	Yield	Fraction Bad
$2\sigma$	95.4%	1/22
$3\sigma$	99.7%	1/370
$4\sigma$	99.99%	1/16,000
$5\sigma$	99.9999%	1/1,700,000
$6\sigma$	99.9999998%	1/507,000,000




- **Given target parameter and yield:**
  - $N_{\sigma, \text{yield}} \sigma_{\Delta P} = \Delta P_{\text{targ}}$

## Note About Yield

---

## Mismatch-Limited Design Methodology

---



- **Input specifications:**
  - Minimum small signal gain  $A_v$
  - Minimum 3dB bandwidth  $\omega_{bw}$
  - Fixed capacitive load  $C_L$
  - Supply voltage  $V_{dd}$
  - Maximum input-referred offset  $V_{off}$  at required yield level  $c_{yield}$
- **Goal: minimize power**

EE 240B

Lecture 19

7

## Mismatch-Limited Design Methodology

---

EE 240B

Lecture 19

8

# **Mismatch-Limited Design Methodology**

---

EE 240B

Lecture 19

9

# **Important Things To Note**

---

EE 240B

Lecture 19

10

## **How to Simulate Mismatch**

---

- **Brute force: Monte Carlo**
  - HSPICE “throws the dice”...

## **How I Handle Mismatch**

---

## **Note About Extracting Mismatch Parameters from Simulation**

---