

EE 240B – Spring 2018

Advanced Analog Integrated Circuits Lecture 22: Discrete Time Circuits



Elad Alon
Dept. of EECS

Discrete Time Systems

- **Focused on everything in continuous time so far**
 - But most communication systems (like our link) are of course discrete time
 - And even sensor systems usually end up going through some sampling process at the end (usually for data-conversion)
- **Can we make use of the fact that signals are discrete-time to improve our circuits?**
 - Or at least get around some of the issues we've encountered before?

Ex 1: Offset Cancellation


- Don't want to store offset on capacitors for extended time periods
 - But if refresh the capacitor value every sample, may not be so bad...
 - General category of these techniques known as "correlated double sampling"

EE 240B

Lecture 23

3

CDS #1: Output Offset Cancellation



Phase 1:

$$V_C = -AV_{os}$$

Phase 2:

$$\begin{aligned} V_{out} &= A(V_{in} - V_{os}) - V_C \\ &= AV_{in} \end{aligned}$$

- Relatively insensitive to switch errors
 - Storing amplified offset
- But, what happens if gain is large?

EE 240B

Lecture 23

4


CDS #2: Input Offset Cancellation

EE 240B

Lecture 23

5

Multistage Cancellation




- **Open switches left to right**
 - **Errors from $S_1 \dots S_{N-1}$ cancelled by final stage**
- **Application: continuous time comparators**

EE 240B

Lecture 23

6

CDS and Flicker Noise



EE 240B

Lecture 23

7

Flicker Noise Analysis

$$V_o(kT) = A \left\{ \underbrace{V_i(kT)}_{\text{signal}} + \underbrace{V_{1/f}(kT) - V_{1/f}\left(kT - \frac{T}{2}\right)}_{\text{input referred error } V_{nieq}} \right\}$$

Laplace Transform

Delay by $t_d \rightarrow e^{-st_d}$

$$V_{nieq}(s) = V_{1/f}(s) \underbrace{\left\{ 1 - e^{-\frac{sT}{2}} \right\}}_{H_n(s)}$$

EE 240B

Lecture 23

8

Ex 2: Large Resistors

- **Saw that we wanted large resistors in e.g. common-mode extractor or feedback network (to minimize OTA DC gain reduction)**
 - Not uncommon to want resistors in the $M\Omega$ to $G\Omega$ range...
 - These kinds of resistors usually take a lot of area, hence have high parasitic capacitance...

Switched Cap. Resistor

Aside: Switched Cap Low-Pass Filter

EE 240B

Lecture 23

11


Switched-Cap. R Feedback?

EE 240B

Lecture 23

12

Switched-Capacitor Gain Stage



- Many possible topologies – one example shown here
- Clocks generally non-overlapping


EE 240B

Lecture 23


13

SC Gain Stage Phases

- Phase 1:



- Phase 2:



EE 240B

Lecture 23

14

SC Gain Stage Noise

EE 240B

Lecture 23

15

SC Gain Design Methodology

EE 240B

Lecture 23

16

Ex 3: Lowering Power

EE 240B

Lecture 23

17

Alternative Waveform

EE 240B

Lecture 23

18

Typical Implementation

EE 240B

Lecture 23

19

Current Integration Design Methodology (GBW)

EE 240B

Lecture 23

20

Current Integration Design Methodology (Noise)

EE 240B

Lecture 23

21

Current Integration Design Methodology (Noise)

EE 240B

Lecture 23

22