1 Delays

a) $C_L$ Range

Begin by considering the delays of both networks. For an optimally sized inverter chain starting at minimum size of depth N with fanout $F = \frac{C_L}{C_{in}}$, each stage must be sized to have an effective fanout of $\sqrt{F}$, as illustrated in the figure below.

Writing out the delay equations for the two circuits,

\[ t_{p1} = t_{unit}(1 + F) \]
\[ t_{p2} = t_{unit}(2 + 2\sqrt{F}) \]

In this technology, $L_{min} = 20\text{nm}$ (or 21nm by the model card - it’s not 7nm!). For $W/L = 4$, $W = 80\text{nm}$. Thus, the input capacitance of a minimum sized inverter with symmetric sizing is:

\[ C_{in} = C_n + C_p = 2 \frac{fF}{\mu m} \ast 2 \ast 0.08 \mu m = 0.32 fF \]

Solving the equations for when $t_{p1} = t_{p2}$, we find that,

\[ (1 + F) = (2 + 2\sqrt{F}) \]
\[ \frac{(F - 1)}{2} = \sqrt{F} \]
\[ (F - 1)^2 = 4F \]
\[ F^2 - 6F + 1 = 0 \]
\[ F = 5.83 \rightarrow C_L = 1.87 fF \]

So for load capacitances less than $1.87 fF$, a single inverter is faster than a 2-stage inverter chain.
b) Second Inverter Sizing

To get the optimum value for $C_2$, write out the delay equation and optimize for $C_2$

$$t_d = t_{\text{unit}}(2\gamma + f_1 + f_2) = t_{\text{unit}} \left( 2\gamma + \frac{C_w + C_2}{C_1} + \frac{C_L}{C_2} \right)$$

$$\frac{\partial t_d}{\partial C_2} = t_{\text{unit}} \left( \frac{1}{C_1} - \frac{C_L}{C_2^2} \right) = 0$$

$$\frac{1}{C_1} = \frac{C_L}{C_2^2} \rightarrow C_2 = 3.182 \text{ fF}$$

If we compare this to the case without $C_w$,

$$f = \sqrt{\frac{C_L}{C_1}} = \sqrt{\frac{6.75}{1.5}}$$

$$C_2 = \frac{C_L}{f} = 6.75 \text{ fF} / 2.12 = 3.182 \text{ fF}$$

This is the same as with $C_w$! This is actually intuitive, because the addition of $C_w$ does not change the fact that each stage of the chain must have the same fanout, and we have fixed the value of $C_1$. We can treat the introduction of $C_w$ as a static delay added between Inv$_1$ and Inv$_2$ when sizing $C_2$, so our answer does not change.

2 Latch Timing

a) Min. clock period

The limiting path in this design is from $R0 \rightarrow R3$, which sets the absolute minimum clock period to be

$$2T_{\text{min}} \geq t_{\text{clk-}q} + t_{S1} + t_{S2} + t_{S3} + 2t_{d-}q + t_{su}$$

$$2T_{\text{min}} \geq 2600 \text{ ps}$$

$$T_{\text{min}} \geq 1300 \text{ ps}$$

With this minimum period, we will have to relaunch from each register (no slack borrowing), so we are constrained by $R2 \rightarrow R3$,

$$T_{\text{min}} \geq t_{\text{clk-}q} + t_{S3} + t_{su}$$

$$T_{\text{min}} \geq 1500 \text{ ps}$$

The loop is another constraining path, which requires a minimum period of

$$T_{\text{min}} \geq t_{\text{clk-}q} + t_{S1} + t_{d-}q + t_{S2}$$

$$T_{\text{min}} \geq 1100 \text{ ps}$$

So the minimum clock period is

$$T_{\text{min}} = 1500 \text{ ps}$$
b) \( V_{thz} \) Variability

The delay changes inversely proportional with current, so a decrease in current translates to an increase in delay. A 10% decrease in current will translate to a 10% increase in delay, so we can write

\[
\frac{I_{on}}{I_{on,\text{new}}} = (1.1) \times \frac{\text{Delay}}{\text{Delay}}
\]

\[
\frac{K(V_{DD} - V_{thz})}{K(V_{DD} - V_{thz,\text{max}})} = 1.1
\]

\[
V_{thz,\text{max}} = 0.295 \text{ V}
\]

c) Yield

In this case, we care about the margin in the design with regard to violating timing paths due to increased delay. With the parameters given, and the max threshold voltage calculated in part b, we can write the following expression to find the z-score and use the properties of a normal distribution to calculate a yield of 93.3%.

\[
\frac{V_{thz,\text{max}} - \mu_{V_{thz}}}{\sigma_{V_{thz}}} = 1.5\sigma_{V_{thz}}
\]