EE244: Design Technology for Integrated Circuits and SystemsOutlineLecture 3.2
Taxonomy of VLSI Routers
Maze Route: Lee Path Connection Algorithm
Line Probe: Hightower & Tabuchi
Line Search: Hightower & Tabuchi
Pattern Route: Soukup
Channel Routing
Routing Region Definition
Vertical Constraint Graph
Greedy Router: Rivest & Fiduccia
Greedy Router
Greedy Routing Example
Left-Edge Algorithm (LEA)(Hashimoto & Stevens)
“Merging of Nets”(Yoshimura & Kuh)
Merging of Nets
Merging of Nets: Example
Introducing Doglegs
Cyclic Constraints
YACR: Pattern Routing
Email: rnewton@ic.eecs.berkeley.edu
Home Page: http://www-inst.eecs.berkeley.edu/~ee244