## EE247 <br> Lecture 14

## - Administrative issues

- Midterm exam postponed to Thurs. Oct. 28th
o You can only bring one $8 \times 11$ paper with your own written notes (please do not photocopy)
o No books, class or any other kind of handouts/notes, calculators, computers, PDA, cell phones....
o Midterm includes material covered to end of lecture 14


## HW2 <br> $1{ }^{\text {st }}$ Problem

- $4^{\text {th }}$ order highpass filter SFG

- Almost all have used one or two extra amplifiers for summing e.g. at node V4


## HW2 <br> $1{ }^{\text {st }}$ Problem

- $4^{\text {th }}$ order highpass filter implementation without use of extra summing amplifiers

- The four circled capacitors are used for summing of signals to eliminat need for extra amplifiers
$\rightarrow$ save power dissipation and Si area, no additional noise


## EE247 <br> Lecture 14

- D/A converters
- D/A converters: Various Architectures (continued)
- Charge scaling DACs
- R-2R type DACs
- Current based DACs
- Static performance of D/As
- Component matching
- Systematic \& random errors
- Practical aspects of current-switched DACs
- Segmented current-switched DACs
- DAC dynamic non-idealities
- DAC design considerations


## Summary of Last Lecture

- Data Converters
- Data converter testing (continued)
- Dynamic tests
- Spectral testing
- Relationship between: DNL \& SNR, INL \& SFDR
- Effective number of bits (ENOB)
-D/A converters: Various Architectures
- Resistor string DACs
- Serial charge redistribution DACs


## Parallel Charge Scaling DAC

- DAC operation based on capacitive voltage division
$\rightarrow$ Make $C x \& C y$ function of incoming DAC digital word


## Parallel Charge Scaling DAC



- E.g. "Binary weighted"
$V_{\text {out }}=\frac{\sum_{i=0}^{B-1} b_{i} 2^{i} C}{2^{B} C} V_{\text {ref }}$
- B+1 capacitors \& B switches
(Cs built of unit elements $\rightarrow$ $2^{B}$ units of C)


## Example: 4Bit DAC- Input Code 1011



$$
V_{\text {out }}=\frac{2^{0} C+2^{1} C+2^{3} C}{2^{4} C} V_{\text {ref }}=\frac{11}{16} V_{r e f}
$$

## Charge Scaling DAC



- Sensitive to parasitic capacitor @ output
- If $C_{p}$ constant $\rightarrow$ gain error
- If $C_{p}$ voltage dependant $\rightarrow$ DAC nonlinearity
- Large area of caps for high DAC resolution (10bit DAC ratio 1:512)


## Parasitic Insensitive Charge Scaling DAC



$$
V_{\text {out }}=-\frac{\sum_{i=0}^{B-1} b_{i} 2^{i} C}{C_{I}} V_{\text {ref }}, \quad C_{I}=2^{B} C \rightarrow V_{\text {out }}=-\frac{\sum_{i=0}^{B-1} b_{2} i^{i}}{2^{B}} V_{\text {ref }}
$$

- Opamp helps eliminate the parasitic capacitor effect by producing virtual ground at the sensitive node since $C_{P}$ has zero volts at start \& end
- Issue: opamp offset \& speed- also double capacitor area


## Charge Scaling DAC Incorporating Offset Compensation



- During reset phase:
- Opamp disconnected from capacitor array via switch S3
- Opamp connected in unity-gain configuration (S1)
$-C_{I}$ Bottom plate connected to ground (S2)
$-V_{\text {out }} \sim-V_{o s} \rightarrow V_{C I}=-V_{o s}$
- This effectively compensates for offset during normal phase


## Charge Scaling DAC Utilizing Split Array



- Split array $\rightarrow$ reduce the total area of the capacitors required for high resolution DACs
- E.g. 10bit regular binary array requires 1024 unit Cs while split array (5\&5) needs 64+~1 unit Cs
- Issue: Sensitive to series capacitance parasitic capacitor


## Charge Scaling DAC

- Advantages:
- Low power dissipation $\rightarrow$ capacitor array does not dissipate DC power
- Output is sample and held $\rightarrow$ no need for additional S/H
- INL function of capacitor ratio
- Possible to trim or calibrate for improved INL
- Offset cancellation almost for free
- Disadvantages:
- Process needs to include good capacitive material $\rightarrow$ not compatible with standard digital process
- Requires large capacitor ratios
- If binary-weighted Cs used then not inherently monotonic (more later)

Segmented DAC
Resistor Ladder (MSB) \& Binary Weighted Charge Scaling (LSB)

- Example: 12bit

DAC
-6-bit MSB DAC $\rightarrow$
R- string
-6 -bit LSB DAC $\rightarrow$ binary weighted charge scaling

- Component count much lower compared to full Rstring
- Full R string $\rightarrow$ 4096 resistors
- Segmented $\rightarrow 64$ R + 7 Cs (64 unit caps)



## Current Based DACs R-2R Ladder Type

-R-2R DAC basics:

- Simple R network divides both voltage \& current by 2


Increase \# of bits by replicating circuit

## R-2R Ladder DAC



Emitter-follower added to convert to high output impedance current sources

## R-2R Ladder DAC How Does it Work?

Consider a simple 3bit R-2R DAC:


## R-2R Ladder DAC How Does it Work?

Simple 3bit DAC:
1- Consolidate first two stages:


## R-2R Ladder DAC

 How Does it Work?Simple 3bit DAC-
2- Consolidate next two stages:


## R-2R Ladder DAC How Does it Work?

Consider a simple 3bit R-2R DAC:


In most cases need to convert output current to voltage
Note that finite output resistance of the current sources causes gain error only

Ref: B. Razavi, "Data Conversion System Design", IEEE Press, 1995, page 84-87

## R-2R Ladder DAC



Trans-resistance amplifier added to:

- Convert current to voltage
- Generate virtual ground @ current summing node so that output impedance of current sources do not cause error - Issue: error due to opamp offset


## R-2R Ladder DAC Opamp Offset Issue

$$
\begin{aligned}
& V_{\text {os }}^{\text {out }}=V_{\text {os }}^{\text {in }}\left(1+\frac{R}{R_{\text {Total }}}\right) \\
& \text { If } R_{\text {Total }}=\text { large }, \\
& \quad \rightarrow V_{\text {os }}^{\text {out }} \approx V_{\text {os }}^{\text {in }} \\
& \text { If } R_{\text {Total }}=\text { not large } \\
& \quad \rightarrow V_{\text {os }}^{\text {out }}=V_{\text {os }}^{\text {in }}\left(1+\frac{R}{R_{\text {Total }}}\right) \\
& \text { Problem: }
\end{aligned}
$$



Offset
Model

Since $R_{\text {Total }}$ is code dependant
$\rightarrow V_{o s}^{\text {out }}$ would be code dependant
$\rightarrow$ Gives rise to INL \& DNL

## R-2R Ladder Summary

- Advantages:
- Resistor ratios only x2
- Does not require precision capacitors
- Implemented both in BJT \& MOS
- Disadvantages:
- Total device emitter area $\rightarrow A_{E}^{\text {minit }} 2^{B}$
$\rightarrow$ Not practical for high resolution DACs
- INL/DNL error due to amplifier offset


## Current based DAC Unit Element Current Source DAC



- "Unit elements" or thermometer
- $2^{\mathrm{B}}-1$ current sources \& switches
- Suited for both MOS and BJT technologies
- Monotonicity does not depend on element matching and is guaranteed
- Output resistance of current source $\rightarrow$ gain error
- Cascode type current sources higher output resistance $\rightarrow$ less gain error


## Current Source DAC Unit Element



- Output resistance of current source $\rightarrow$ gain error problem
$\rightarrow$ Use transresistance amplifier
- Current source output held @ virtual ground
- Error due to current source output resistance eliminated
- New issues: offset \& speed reduction due to amplifier bandwidth limitations


## Current Source DAC Binary Weighted



- "Binary weighted"
- B current sources \& switches ( $2^{\mathrm{B}}-1$ unit current sources but less \# of switches)
- Monotonicity depends on element matching $\rightarrow$ not guaranteed


## Current Source DAC DNL/INL Due to Element Mismatch



- Simplified example:
- 3-bit DAC
- Assume only two of the current sources mismatched (\# 4 \& \#5)


## Current Source DAC DNL/INL Due to Element Mismatch



## Static DAC Errors -INL / DNL

Static DAC errors mainly due to component mismatch - Systematic errors

- Contact resistance
- Edge effects in capacitor arrays
- Process gradients
- Finite current source output resistance
- Random variations
- Lithography etc...
- Often Gaussian distribution (central limit theorem)
*Ref: C. Conroy et al, "Statistical Design Techniques for D/A Converters," JSSC Aug. 1989, pp. 1118-28.


## Component Mismatch

## Probability Distribution Function

- Component parameters $\rightarrow$ Random variables
- Each component is the product of many fabrication steps
- Most fabrication steps includes random variations
$\rightarrow$ Overall component variations product of several random variables
$\rightarrow$ Assuming each of these variables have a uniform pdf distribution:
$\rightarrow$ Joint pdf of a random variable affected by two uniformly distributed variables $\rightarrow$ convolution of the two uniform pdfs.......



## Gaussian Distribution

$p(x)=\frac{1}{\sqrt{2 \pi} \sigma} e^{-\frac{(x-\mu)^{2}}{2 \sigma^{2}}}$
where:

$\mu$ is the expected value and
standard deviation : $\sigma=\sqrt{E\left(X^{2}\right)-\mu^{2}}$
$\sigma^{2} \rightarrow$ variance

## Yield

In most cases we are interested in finding the percentage of components (e.g. R) falling within certain bounds around a mean value $\mu$


$$
\begin{aligned}
P(-X & \leq x \leq+X)= \\
& =\frac{1}{\sqrt{2 \pi}} \int_{-X}^{+X} e^{-\frac{x^{2}}{2}} d x \\
& =\operatorname{erf}\left(\frac{X}{\sqrt{2}}\right)
\end{aligned}
$$

Integral has no analytical solution $\rightarrow$ found by numerical
 methods

|  |  | P(-X $\leq \mathbf{x} \leq \mathbf{X})[\%]$ | $\mathbf{X} / \boldsymbol{\sigma}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{X} / \boldsymbol{\sigma}$ |  | $\mathbf{P ( - X} \leq \mathbf{x} \leq \mathbf{X})[\%]$ |  |
| 0.2000 | 15.8519 | 2.2000 | 97.2193 |
| 0.4000 | 31.0843 | 2.4000 | 98.3605 |
| 0.6000 | 45.1494 | 2.6000 | 99.0678 |
| 0.8000 | 57.6289 | 2.8000 | 99.4890 |
| 1.0000 | 68.2689 | 3.0000 | 99.7300 |
| 1.2000 | 76.9861 | 3.2000 | 99.8626 |
| 1.4000 | 83.8487 | 3.4000 | 99.9326 |
| 1.6000 | 89.0401 | 3.6000 | 99.9682 |
| 1.8000 | 92.8139 | 3.8000 | 99.9855 |
| 2.0000 | 95.4500 | 4.0000 | 99.9937 |

## Example

- Measurements show that the offset voltage of a batch of operational amplifiers follows a Gaussian distribution with $\sigma=2 \mathrm{mV}$ and $\mu=0$.
- Find the fraction of opamps with $\left|\mathrm{V}_{\text {os }}\right|<6 \mathrm{mV}$ :
$-X / \sigma=3 \quad \rightarrow \quad 99.73 \%$ yield
- Fraction of opamps with $\left|\mathrm{V}_{\text {os }}\right|<400 \mu \mathrm{~V}$ :
- X/ $\sigma=0.2 \rightarrow 15.85 \%$ yield


## Component Mismatch

Example: Resistors layouted out side-by-side



After fabrication large \# of devices measured \& graphed $\rightarrow$ typically if sample size large shape is Gaussian
E.g. Let us assume in this example 1000 Rs measured \& $68.5 \%$ fall within +-0.4 OHM or $+-0.4 \%$ of average $\rightarrow 1 \sigma$ for resistors $\rightarrow 0.4 \%$

## Component Mismatch

Example: Two resistors layouted out side-by-side


$$
R=\frac{R_{I}+R_{2}}{2}
$$

$$
d R=R_{I}-R_{2}
$$



For typical technologies \& geometries
$R$ $1 \sigma$ for resistors $\rightarrow 0.02$ to $5 \%$

$$
\sigma_{\frac{d R}{R}}^{2} \propto \frac{1}{\text { Area }}
$$

In the case of resistors $\sigma$ is a function of area

## DNL Unit Element DAC

E.g. Resistor string DAC:

Assumption: No systematic error- only random error

$$
\begin{aligned}
\Delta & =R_{\text {median }} I_{\text {ref }} \text { where } R_{\text {median }}=\frac{\sum_{o}^{2^{B}-1} R_{i}}{2^{B}} \\
\Delta_{i} & =R_{i} I_{\text {ref }} \\
D N L_{i} & =\frac{\Delta_{i}-\Delta_{\text {median }}}{\Delta_{\text {median }}} \\
& =\frac{R_{i}-R_{\text {median }}}{R_{\text {median }}}=\frac{d R}{R_{\text {median }}} \approx \frac{d R}{R_{i}}
\end{aligned}
$$



To first order $\rightarrow$ DNL of unit element DAC is independent of resolution! Note: Similar results for other unit-element based DACs

## DNL Unit Element DAC

E.g. Resistor string DAC:

$$
\sigma_{D N L}=\sigma_{\frac{d R_{i}}{}}^{R_{i}}
$$

Example:
If $\sigma_{d R / R}=0.4 \%$, what DNL spec goes into the unit-element DAC datasheet so that $99.9 \%$ of all converters meet the spec?

| Yield |  |  |  |
| :---: | :---: | :---: | :---: |
| X/ $\sigma$ | $\mathrm{P}(-\mathrm{X} \leq \mathrm{x} \leq \mathrm{X})$ [\%] | X/ $\sigma$ | $\mathrm{P}(-\mathrm{X} \leq \mathrm{x} \leq \mathrm{X}) \quad[\%]$ |
| 0.2000 | 15.8519 | 2.2000 | 97.2193 |
| 0.4000 | 31.0843 | 2.4000 | 98.3605 |
| 0.6000 | 45.1494 | 2.6000 | 99.0678 |
| 0.8000 | 57.6289 | 2.8000 | 99.4890 |
| 1.0000 | 68.2689 | 3.0000 | 99.7300 |
| 1.2000 | 76.9861 | 3.2000 | 99.8626 |
| 1.4000 | 83.8487 | 3.4000 | 99.9326 |
| 1.6000 | 89.0401 | 3.6000 | 99.9682 |
| 1.8000 | 92.8139 | 3.8000 | 99.9855 |
| 2.0000 | 95.4500 | 4.0000 | 99.9937 |

## DNL Unit Element DAC

E.g. Resistor string DAC:

$$
\sigma_{D N L}=\sigma_{\frac{d R_{i}}{}}^{R_{i}}
$$

Example:
If $\sigma_{d R / R}=0.4 \%$, what DNL spec goes into the datasheet so that $99.9 \%$ of all converters meet the spec?

Answer:
From table or Matlab: for 99.9\%
$\rightarrow \mathrm{X} / \sigma=3.3$
$\sigma_{\mathrm{DNL}}=\sigma_{d R / R}=0.4 \%$
$3.3 \sigma_{\text {DNL }}=3.3 \times 0.4 \%=1.3 \%$
$\rightarrow$ DNL $=+/-0.013$ LSB

## DAC INL Analysis



|  | Ideal | Variance |
| :--- | :---: | :---: |
| $A=n+E$ | $n$ | $n \cdot \sigma_{\varepsilon}^{2}$ |
| $B=N-n-E$ | $N-n$ | $(N-n) \cdot \sigma_{\varepsilon}^{2}$ |

$$
\begin{aligned}
E & =A-n \quad r=n / N \quad N=A+B \\
& =A-r(A+B) \\
& =(1-r) \cdot A-r \cdot B \\
& \rightarrow \text { Variance of } E: \\
\sigma_{\mathrm{E}}^{2} & =(1-r)^{2} \cdot \sigma_{\mathrm{A}}^{2}+r^{2} \cdot \sigma_{\mathrm{B}}^{2} \\
& =N \cdot r \cdot(1-r) \cdot \sigma_{\varepsilon}^{2}=n \cdot(1-n / N) \cdot \sigma_{\varepsilon}^{2}
\end{aligned}
$$

## DAC INL

$\sigma_{E}{ }^{2}=n\left(1-\frac{n}{N}\right) \times \sigma_{\varepsilon}{ }^{2}$


- INL depends on both DAC resolution \& element matching $\sigma_{\varepsilon}$
- While $\sigma_{D N L}=\sigma_{\varepsilon}$ is to first order independent of DAC resolution and is only a function of element matching
Ref: Kuboki et al, TCAS, 6/1982


## Untrimmed DAC INL

## Example:

Assume the following requirement for a DAC:
$\sigma_{I N L}=0.1 L S B$
Find maximum resolution for:

$$
\begin{aligned}
& \sigma_{I N L} \cong \frac{1}{2} \sqrt{2^{B}-1} \sigma_{\varepsilon} \\
& B \cong 2+2 \log _{2}\left[\frac{\sigma_{I N L}}{\sigma_{\varepsilon}}\right]
\end{aligned}
$$

$$
\begin{aligned}
& \sigma_{\varepsilon}=1 \% \rightarrow B_{\max }=8.6 \mathrm{bits} \\
& \sigma_{\varepsilon}=0.5 \% \rightarrow B_{\max }=10.6 \mathrm{bits} \\
& \sigma_{\varepsilon}=0.2 \% \rightarrow B_{\max }=13.3 \mathrm{bits} \\
& \sigma_{\varepsilon}=0.1 \% \rightarrow B_{\max }=15.3 \mathrm{bits}
\end{aligned}
$$

Note: In most cases, a number of systematic errors prevents achievement of above results

## Simulation Example



## INL \& DNL for Binary Weighted DAC

- INL same as for unit element DAC
- DNL depends on transition
-Example:
0 to $1 \rightarrow \sigma_{D N L}{ }^{2}=\sigma_{(d I I)}{ }^{2}$


1 to $2 \rightarrow \sigma_{D N L}{ }^{2}=3 \sigma_{(d I I)}{ }^{2}$

- Consider MSB transition:

0111 ... $\rightarrow 1000$...


- DNL depends on transition
-Example:
0 to $1 \rightarrow \sigma_{D N L}{ }^{2}=\sigma_{(d \text { dref/Iref) })}{ }^{2}$ 1 to $2 \rightarrow \sigma_{D N L}{ }^{2}=3 \sigma_{(\text {dIref } / \text { /ref })}{ }^{2}$
DIVL (arrej/re)

DAC DNL Example: 4bit DẠC


## Binary Weighted DAC DNL

- Worst-case transition occurs at mid-scale:

$$
\begin{aligned}
& \sigma_{D N L}^{2}=\underbrace{\left(2^{B-1}-1\right) \sigma_{\varepsilon}^{2}}_{01111 \ldots}+\underbrace{\left(2^{B-1}\right) \sigma_{\varepsilon}^{2}}_{1000 \ldots} \\
& \cong 2^{B} \sigma_{\varepsilon}^{2} \\
& \sigma_{D N L_{\max }}=2^{B / 2} \sigma_{\varepsilon} \\
& \sigma_{I N L_{\max }} \cong \frac{1}{2} \sqrt{2^{B}-1} \sigma_{\varepsilon} \cong \frac{1}{2} \sigma_{D N L_{\max }}
\end{aligned}
$$

- Example:
$B=12, \sigma_{\varepsilon}=1 \%$
$\rightarrow \sigma_{\mathrm{DNL}}=0.64 \mathrm{LSB}$
$\rightarrow \sigma_{\mathrm{INL}}=0.32 \mathrm{LSB}$


## MOS Current Source Variations Due to Device Matching Effects

$$
\begin{aligned}
I_{d} & =\frac{I_{d 1}+I_{d 2}}{2} \\
\frac{d I_{d}}{I_{d}} & =\frac{I_{d 1}-I_{d 2}}{I_{d}} \\
\frac{d I_{d}}{I_{d}} & =\frac{d^{W} / L}{W / L}+\frac{2 \times d V_{t h}}{V_{G S}-V_{t h}}
\end{aligned}
$$



- Current matching depends on:
- Device $W / L$ ratio matching
$\rightarrow$ Larger device area less mismatch effect
- Current mismatch due to threshold voltage variations:
$\rightarrow$ Larger gate-overdrive less threshold voltage mismatch effect


## Current-Switched DACs in CMOS

$$
\frac{d I_{d}}{I_{d}}=\frac{d^{W} / L}{W / L}+\frac{2 d V_{t h}}{V_{G S}-V_{t h}}
$$



- Advantages:

Example: 8bit Binary Weighted
Can be very fast
Reasonable area for resolution < 9-10bits

- Disadvantages:

Accuracy depends on device $W / L \& V_{\text {th }}$ matching

$$
\begin{array}{ll}
\text { Unit Element versus Binary Weighted DAC } \\
\text { Unit Element DAC } & \text { Binary Weighted DAC } \\
\sigma_{D N L}=\sigma_{\mathcal{E}} & \sigma_{D N L} 2^{B / 2} \sigma_{\varepsilon}=2 \sigma_{I N L} \\
\sigma_{I N L} \cong 2^{B / 2-1} \sigma_{\varepsilon} & \sigma_{I N L} \cong 2^{B / 2}-1 \sigma_{\varepsilon}
\end{array}
$$

Number of switched elements:

$$
S=2^{B}
$$

$$
S=B
$$

Key point: Significant difference in performance and complexity!

## Unit Element versus Binary Weighted DAC Example: $\mathrm{B}=10$

Unit Element DAC

$$
\begin{aligned}
& \sigma_{D N L}=\sigma_{\varepsilon} \\
& \sigma_{I N L} \cong 2^{B / 2-1} \sigma_{\varepsilon}=16 \sigma_{\varepsilon}
\end{aligned}
$$

Binary Weighted DAC

$$
\begin{aligned}
\sigma_{D N L} \cong 2^{\frac{b}{2}} \sigma_{\varepsilon}=32 \sigma_{\varepsilon} \\
\sigma_{I N L} \cong 2^{b /-1} \sigma_{\varepsilon}=16 \sigma_{\varepsilon}
\end{aligned}
$$

Number of switched elements:

$$
S=2^{B}=1024 \quad S=B=10
$$

Significant difference in performance and complexity!

## "Another" Random Run ...



Now (by chance) worst DNL is mid-scale.

Close to statistical result!

## 10Bit DAC DNL/INL Comparison Plots: 100 Matlab Simulation Runs Overlaid <br> Thermometer Binary

Ref: C. Lin and K. Bult, "A 10-b, 500-
MSample/s CMOS DAC in $0.6 \mathrm{~mm} 2, "$ IEEE


Journal of
Solid-State Circuits, vol 33, pp. 1948 - 1958,

December
1998.
 10-bit Input Code


Note: $\sigma_{\varepsilon}=2 \%$

## 10Bit DAC DNL/INL Comparison Plots: RMS for 100 Simulation Runs

Ref: C. Lin and K. Bult, "A 10-b, 500MSample/s CMOS DAC in 0.6 mm 2 ," IEEE
Journal of
Solid-State Circuits, vol. 33, pp. 1948 - 1958,

December
1998.





Note: $\sigma_{\varepsilon}=2 \%$
10-bit Input Code 10-bit Input Code

## DAC INL/DNL Summary

- DAC choice of architecture has significant impact on DNL
- INL is independent of DAC architecture and requires element matching commensurate with overall DAC precision
- Results assume uncorrelated random element variations
- Systematic errors and correlations are usually also important and may affect final DAC performance

Ref: Kuboki, S.; Kato, K.; Miyakawa, N.; Matsubara, K. Nonlinearity analysis of resistor string A/D converters. IEEE Transactions on Circuits and Systems, vol.CAS-29, (no.6), June 1982. p.383-9.

## Segmented DAC <br> Combination of Unit-Element \& Binary-Weighted

- Objective:

Compromise between unit-element and binary-weighted DAC

- Approach:
$\mathrm{B}_{1}$ MSB bits $\rightarrow$ unit elements
$\mathrm{B}_{2}$ LSB bits $\rightarrow$ binary weighted

- INL: unaffected same as either architecture
- DNL: Worst case occurs when LSB DAC turns off and one more MSB DAC element turns on $\rightarrow$ Same as binary weighted DAC with $\left(\mathrm{B}_{2}+1\right)$ \# of bits
- Number of switched elements: $\left(2^{\mathrm{B} 1}-1\right)+\mathrm{B}_{2}$


## Comparison

Example:

$$
\begin{array}{lll}
B=12, & \underbrace{B_{1}=5,}_{\mathrm{MSR}} & \begin{array}{l}
B_{2}=7 \\
B_{I}=6,
\end{array}
\end{array} \begin{array}{ll}
B_{\mathrm{SR}}=6 & \sigma_{D N L} \cong 2^{\left(B_{2}+1\right) / 2} \sigma_{\varepsilon}=2 \sigma_{I N L} \\
\sigma_{I N L} \cong 2^{B / 2-1} \sigma_{\varepsilon}
\end{array}
$$

Assuming: $\sigma_{\varepsilon}=1 \%$

$$
S=2^{B 1}-1+B_{2}
$$

| DAC Architecture <br> $(\mathrm{B} 1+\mathrm{B} 2)$ |  | $\sigma_{\text {INLLLSB] }}$ | $\sigma_{\text {DNL[LSB] }}$ | \# of switched <br> elements |
| :--- | :---: | :---: | :---: | :---: |
| Unit element | $(12+0)$ | 0.32 | 0.01 | 4095 |
| Segmented | $(6+6)$ | 0.32 | 0.113 | $63+6=69$ |
| Segmented | $(5+7)$ | 0.32 | 0.16 | $31+7=38$ |
| Binary weighted(0+12) | 0.32 | 0.64 | 12 |  |

## Practical Aspects Current-Switched DACs

- Unit element DACs ensure monotonicity by turning on equal-weighted current sources in succession
- Typically current switching performed by differential pairs
- For each diff pair, only one of the devices are on $\rightarrow$ switch device mismatch not an issue
- Issue: While binary weighted DAC can use the incoming binary digital word directly, unit element requires a decoder



## Segmented Current-Switched DAC Example: 8bit $\rightarrow$ 4MSB+4LSB

- 4-bit MSB Unit element DAC + 4-bit binary weighted DAC
- Note: 4-bit MSB DAC requires extra 4-to-16 bit decoder
- Digital code for both DACs stored in a register



## Segmented Current-Switched DAC Cont'd

- 4-bit MSB Unit element DAC + 4bit binary weighted DAC
- Note: 4-bit MSB

DAC requires extra
4-to-16 bit decoder

- Digital code for both DACs stored in a register



## Segmented Current-Switched DAC Cont'd

- MSB Decoder
$\rightarrow$ Domino logic
$\rightarrow$ Example: D4,5,6,7=1 OUT=1

Domino Logic


- Register
$\rightarrow$ Latched NAND gate:
$\rightarrow$ CTRL=1 OUT=INB


Register

## Segmented Current-Switched DAC Reference Current Considerations



## Segmented Current-Switched DAC Reference Current Considerations

- $I_{r e f}$ is referenced to $V_{s s} \rightarrow$ GND



## DAC Dynamic Non-Idealities

- Finite settling time
-Linear settling issues: (e.g. RC time constants)
-Slew limited settling
- Spurious signal coupling
- Coupling of clock/control signals to the output via switches
- Timing error related glitches
- Control signal timing skew


## Dynamic DAC Error: Timing Glitch

- Consider binary weighted DAC transition $011 \rightarrow 100$
- DAC output depends on timing

- Plot shows situation where the control signals for LSB \& MSB
- LSB/MSBs on time
- LSB early, MSB late
- LSB late, MSB early


## Glitch Energy

- Glitch energy (worst case) proportional to: $d t x 2^{B-1}$
- $d t \rightarrow$ error in timing \& $2^{B-I}$ associated with half of the switches changing state
- LSB energy proportional to: $T=1 / f_{s}$
- Need dt $x 2^{B-l} \ll T$ or $d t \ll 2^{-B+l} T$
- Examples:

| $f_{s}[\mathrm{MHz}]$ | B | $d t[\mathrm{ps}]$ |
| :---: | :---: | :---: |
| 1 | 12 | $\ll 488$ |
| 20 | 16 | $\ll 1.5$ |
| 1000 | 12 | $\ll 0.5$ |

$\rightarrow$ Timing accuracy for data converters much more critical compared to digital circuitry

## DAC Dynamic Errors

- To suppress effect of non-idealities:
- Retiming of current source control signals
- Each current source has its own clocked latch incorporated in the current cell
- Minimization of latch clock skew by careful layout ensuring simultaneous change of bits
- To minimize control and clock feed through to the output via G-D \& G-S of the switches
- Use of low-swing digital circuitry


## DAC Implementation Examples

- Untrimmed segmented
- T. Miki et al, "An 80-MHz 8-bit CMOS D/A Converter," JSSC December 1986, pp. 983
- A. Van den Bosch et al, "A 1-GSample/s Nyquist Current-Steering CMOS D/A Converter," JSSC March 2001, pp. 315
- Current copiers:
- D. W. J. Groeneveld et al, "A Self-Calibration Technique for Monolithic High-Resolution D/A Converters," JSSC December 1989, pp. 1517
- Dynamic element matching:
- R. J. van de Plassche, "Dynamic Element Matching for HighAccuracy Monolithic D/A Converters," JSSC December 1976, pp. 795


## An $80-\mathrm{MHz} 8$-bit CMOS D/A Converter

TAKAHIRO MIKI, YASUYUKI NAKAMURA. MASAO NAKAYA, SOTOJU ASAI, YOICHI AKASAKA, and YASUTAKA HORIBA



Fig. 2. Two-step decoding.

Fig. 1. Basic architecture of the DAC.

Two sources of systematic error:

- Finite current source output resistance
- Voltage drop due to finite ground bus resistance


$$
\begin{array}{lllllll}
1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline \text { SEQUENTIAL } & \text { SWITCHING } \\
6 & 4 & 2 & 1 & 3 & 5 & 7 \\
\hline
\end{array}
$$

SYMMETRICAL SWITCHING

Fig. 9. Symmetrical switching.


## Current-Switched DACs in CMOS

Assumptions:
RxI small compared to transistor gate-overdrive
To simplify analysis: Initially, all device currents assumed to be equal to $I$

$$
\begin{aligned}
& V_{G S_{M 2}}=V_{G S_{M 1}}-4 R I \\
& V_{G S_{M 3}}=V_{G S_{M 1}}-7 R I \\
& V_{G S_{M 4}}=V_{G S_{M 1}}-9 R I \\
& V_{G S_{M 5}}=V_{G S_{M 1}}-10 R I \\
& I_{2}=k\left(V_{G S_{M 2}}-V_{t h}\right)^{2} \\
& I_{2}=I_{l}\left(1-\frac{4 R I}{V_{G S_{M 1}}-V_{t h}}\right)^{2}
\end{aligned}
$$



Example: 5 unit element current sources

## Current-Switched DACs in CMOS

$I_{2}=k\left(V_{G S_{M 2}}-V_{t h}\right)^{2}=I_{l}\left(1-\frac{4 R I}{V_{G S_{M 1}}-V_{t h}}\right)^{2}$
$g_{m_{M 1}}=\frac{2 I_{l}}{V_{G S_{M 1}}-V_{t h}}$
$\rightarrow I_{2}=I_{I}\left(1-\frac{4 R g_{m_{M I}}}{2}\right)^{2} \approx I_{I}\left(1-4 R g_{m_{M I}}\right)$
$\rightarrow I_{3}=I_{1}\left(1-\frac{7 R g_{m_{M I}}}{2}\right)^{2} \approx I_{l}\left(1-7 R g_{m_{M I}}\right)$

$\rightarrow I_{4}=I_{l}\left(1-\frac{9 R g_{m_{M 1}}}{2}\right)^{2} \approx I_{l}\left(1-9 R g_{m_{M 1}}\right)$
Example: 5 unit element current sources
$\rightarrow I_{5}=I_{l}\left(1-\frac{10 R g_{m_{M 1}}}{2}\right)^{2} \approx I_{l}\left(1-10 R g_{m_{M 1}}\right)$
$\rightarrow$ Desirable to have $g_{m}$ small


Example: 7 unit element current source DAC- assume $g_{m} R=1 / 100$

- If switching of current sources arranged sequentially (1-2-3-4-5-6-7) $\rightarrow$ INL $=+0.25 L S B$
- If switching of current sources symmetrical (4-3-5-2-6-1-7 ) $\rightarrow$ INL $=+0.09,-0.058 L S B \rightarrow$ INL reduced by a factor of 2.6


Example: 7 unit element current source DAC- assume $g_{m} R=1 / 100$

- If switching of current sources arranged sequentially ( $1-2-3-4-5-6-7$ )
$\rightarrow D N L_{\text {max }}=+0.15 \mathrm{LSB}$
- If switching of current sources symmetrical (4-3-5-2-6-1-7)
$\rightarrow D N L_{\max }=+0.15 L S B \rightarrow D N L_{\max }$ unchanged

Two sources of systematic error: - Finite current source output resistance - Voltage drop due to finite ground bus resistance



LOCATION
$\begin{array}{lllllll}1 & 2 & 3 & 4 & 5 & 6 & 7\end{array}$ SEQUENTIAL SWITCHING $\begin{array}{lllllll}6 & 4 & 2 & 1 & 3 & 5 & 7\end{array}$ SYMMETRICAL SWITCHING
Fig. 9. Symmetrical switching.


