## EE247 Lecture 15

- D/A converters
  - Practical aspects of current-switched DACs (continued)
  - Segmented current-switched DACs
  - DAC dynamic non-idealities
  - DAC design considerations
  - Self calibration techniques
    - · Current copiers
    - · Dynamic element matching
  - DAC reconstruction filter
- A/D converter introduction

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 1

### **Summary Last Lecture**

D/A converter architectures:

- Resistor string DAC
- Serial charge redistribution DAC
- Parallel charge scaling DAC
- Combination of resistor string (MSB) & binary weighted charge scaling (LSB)
- Current source DAC
  - Unit element
  - · Binary weighted
- · Static performance
  - Component matching-systematic & random errors
    - Component random variations → Gaussian pdf
    - INL for both unit-element & binary weight DAC:  $\sigma_{INI} = \sigma_{\varepsilon} x 2^{B/2-1}$
    - DNL for unit-element:  $\sigma_{ extsf{DNL}} = \sigma_{arepsilon}$
    - DNL for binary-weighted  $\sigma_{DNI} = \sigma_{\varepsilon} x 2^{B/2}$


EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

### INL & DNL for Binary Weighted DAC

- INL same as for unit element DAC
- DNL depends on transition
   Example:


0 to 1 
$$\rightarrow \sigma_{DNL}^2 = \sigma_{(dUI)}^2$$
  
1 to 2  $\rightarrow \sigma_{DNL}^2 = 3\sigma_{(dUI)}^2$ 




• Consider MSB transition: 0111 ... → 1000 ...

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs



## Binary Weighted DAC DNL



Worst-case transition occurs at mid-scale:

$$\sigma_{DNL}^2 = \underbrace{\left(2^{B-I} - I\right)\sigma_{\varepsilon}^2}_{OIII...} + \underbrace{\left(2^{B-I}\right)\sigma_{\varepsilon}^2}_{I000...}$$

$$\approx 2^B \sigma_{\varepsilon}^2$$

$$\sigma_{DNL_{max}} = 2^{B/2} \sigma_{\varepsilon}$$

$$\sigma_{INL_{max}} = \frac{1}{2} \sqrt{2^B - 1} \ \sigma_{\varepsilon} = \frac{1}{2} \sigma_{DNL_{max}}$$

- Example:
  - B = 12,  $\sigma_{\epsilon}$  = 1%
  - $\rightarrow \sigma_{DNL} = 0.64 LSB$
  - $\rightarrow \sigma_{\text{INL}} = 0.32 \text{ LSB}$

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 5

# Unit Element versus Binary Weighted DAC Example: B=10

#### Unit Element DAC

$$\sigma_{DNL} = \sigma_{\varepsilon}$$

$$\sigma_{DNL} \cong 2^{\frac{B}{2}} \sigma_{\varepsilon} = 32\sigma_{\varepsilon}$$

$$\sigma_{INL} \cong 2^{\frac{B}{2}-1}\sigma_{\varepsilon} = 16\sigma_{\varepsilon}$$

$$\sigma_{INL} \cong 2^{\frac{B}{2}-1} \sigma_{\varepsilon} = 16 \sigma_{\varepsilon}$$

Number of switched elements:

$$S = 2^B = 1024$$

$$S = B = 10$$


Requires B to (2<sup>B</sup>-1) decoder to address switches

B-bit digital input can be used directly

Significant difference in performance and complexity!

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs



## DAC INL/DNL Summary

- DAC choice of architecture has significant impact on DNL
- INL is independent of DAC architecture and requires element matching commensurate with overall DAC precision
- Results assume uncorrelated random element variations
- Systematic errors and correlations are usually also important and may affect final DAC performance

Ref.: Kuboki, S.; Kato, K.; Miyakawa, N.; Matsubara, K. Nonlinearity analysis of resistor string A/D converters. IEEE Transactions on Circuits and Systems, vol.CAS-29, (no.6), June 1982. p.383-9.


EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

# Segmented DAC Combination of Unit-Element & Binary-Weighted

· Objective:

Compromise between unit-element and binary-weighted DAC



 $B_{Total} = B_1 + B_2$ 

- · Approach:
  - B<sub>1</sub> MSB bits → unit elements B<sub>2</sub> LSB bits → binary weighted
- INL: unaffected same as either architecture
- DNL: Worst case occurs when LSB DAC turns off and one more MSB DAC element turns on → Same as binary weighted DAC with (B<sub>2</sub>+1) # of bits
- Number of switched elements: (2B1-1) + B2

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 9

## Comparison

Example:

$$B=12$$
,  $B_1=5$ ,  $B_2=7$   
 $B_1=6$ ,  $B_2=6$   
MSB LSB

$$\sigma_{DNL} \cong 2^{\binom{B_2+I}{2}} \sigma_{\varepsilon} = 2\sigma_{INL}$$

$$\sigma_{INL} \cong 2^{\frac{B_2}{2}-1} \sigma_{\varepsilon}$$

$$S = 2^{B1} - 1 + B_2$$

Assuming:  $\sigma_{\epsilon} = 1\%$ 


DAC Archit	ecture (B1+B2)	σ <sub>INL[LSB]</sub>	σ <sub>DNL[LSB</sub>	# of switched elements
Unit element	(12+0)	0.32	0.01	4095
Segmented	(6+6)	0.32	0.113	63+6=69
Segmented	(5+7)	0.32	0.16	31+7=38
Binary weighte	ed(0+12)	0.32	0.64	12

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs



- Unit element DACs ensure monotonicity by turning on equal-weighted current sources in succession
- Typically current switching performed by differential pairs
- For each diff pair, only one of the devices are on→ switch device mismatch not an issue
- Issue: While binary weighted DAC can use the incoming binary digital word directly, unit element requires a decoder



EECS 247 Lecture 15:


Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 11

DIGITAL INPUT

# Segmented Current-Switched DAC Example: 8bit→4MSB+4LSB

- 4-bit MSB Unit element DAC + 4-bit binary weighted DAC
- Note: 4-bit MSB DAC requires extra 4-to-16 bit decoder
- Digital code for both DACs stored in a register




EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

# Segmented Current-Switched DAC Cont'd

- 4-bit MSB Unit element DAC + 4bit binary weighted DAC
- Note: 4-bit MSB DAC requires extra 4-to-16 bit decoder
- Digital code for both DACs stored in a register




EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs


© 2010 Page 13

# Segmented Current-Switched DAC Cont'd

- MSB Decoder
  - → Domino logic
  - **→**Example: D4,5,6,7=1 OUT=1



- Register
  - → Latched NAND gate:
  - → CTRL=1 OUT=INB




EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

#### Segmented Current-Switched DAC Reference Current Considerations

- $I_{ref}$  is referenced to  $V_{DD}$ 
  - → Problem:
    Reference
    current
    varies with
    supply
    voltage




EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 15

# Segmented Current-Switched DAC Reference Current Considerations

•  $I_{ref}$  is referenced to  $V_{ss} \rightarrow GND$ 



EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

## **DAC Dynamic Non-Idealities**

- · Finite settling time
  - Linear settling issues: (e.g. RC time constants)
  - Slew limited settling
- Spurious signal coupling
  - Coupling of clock/control signals to the output via switches & switch charge injection
- Timing error related glitches
  - Control signal timing skew


EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 17

## Dynamic DAC Error: Timing Glitch

- Consider binary weighted DAC transition 011 → 100
- DAC output depends on timing
- Plot shows situation where the control signals for LSB & MSB
  - LSB/MSBs on time
  - LSB early, MSB late
  - LSB late, MSB early



EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

### Glitch Energy

- Glitch energy (worst case) proportional to:  $dt \times 2^{B-1}$
- dt o error in timing &  $2^{B\text{-}1}$  associated with half of the switches changing state
- LSB energy proportional to:  $T=1/f_s$
- Need  $dt \times 2^{B-1} << T$  or  $dt << 2^{-B+1} T$
- · Examples:

f <sub>s</sub> [MHz]	В	dt [ps]
1	12	<< 488
20	16	<< 1.5
1000	12	<< 0.5

→ Timing accuracy for logic circuitry associated with data converters much more critical compared to digital circuitry e.g. DSP

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 19

## **DAC Dynamic Errors**

- To suppress effect of non-idealities:
  - Retiming of current source control signals
    - Each current source has its own clocked latch incorporated in the current cell
    - Minimization of latch clock skew by careful layout ensuring simultaneous change of bits
  - To minimize control and clock feed through to the output via G-D & G-S of the switches
    - · Use of low-swing digital circuitry

### **DAC Implementation Examples**

- · Untrimmed segmented
  - T. Miki et al, "An 80-MHz 8-bit CMOS D/A Converter," JSSC December 1986, pp. 983
  - A. Van den Bosch et al, "A 1-GSample/s Nyquist Current-Steering CMOS D/A Converter," JSSC March 2001, pp. 315
- Current copiers:
  - D. W. J. Groeneveld et al, "A Self-Calibration Technique for Monolithic High-Resolution D/A Converters," JSSC December 1989, pp. 1517
- · Dynamic element matching:
  - R. J. van de Plassche, "Dynamic Element Matching for High-Accuracy Monolithic D/A Converters," JSSC December 1976, pp. 795

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 21

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-21, NO. 6, DECEMBER 1986

### An 80-MHz 8-bit CMOS D/A Converter

TAKAHIRO MIKI, YASUYUKI NAKAMURA, MASAO NAKAYA, SOTOJU ASAI, YOICHI AKASAKA, AND YASUTAKA HORIBA





Fig. 1. Basic architecture of the DAC.

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 22

983



#### Current-Switched DACs in CMOS


#### Assumptions:

RxI small compared to transistor gate-overdrive

To simplify analysis: Initially, all device currents assumed to be equal to I

$$V_{GS_{M2}} = V_{GS_{M1}} - 4RI$$
 $V_{GS_{M3}} = V_{GS_{M1}} - 7RI$ 
 $V_{GS_{M4}} = V_{GS_{M1}} - 9RI$ 
 $V_{GS_{M5}} = V_{GS_{M1}} - 10RI$ 
 $I_2 = k(V_{GS_{M2}} - V_{th})^2$ 






Example: 5 unit element current sources

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs


#### Current-Switched DACs in CMOS




 $\rightarrow$  Desirable to have  $g_m$  small

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs



### Current-Switched DACs in CMOS Example: INL of 3-Bit unit element DAC



Example: 7 unit element current source DAC- assume  $g_mR=1/100$ 

•If switching of current sources arranged sequentially (1-2-3-4-5-6-7)

 $\rightarrow$  INL= +0.25LSB

•If switching of current sources symmetrical (4-3-5-2-6-1-7)

 $\rightarrow INL = +0.09, -0.058LSB \rightarrow INL$  reduced by a factor of 2.6


This technique is also effective in compensating for systematic errors associated with process gradients.

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 27

# Current-Switched DACs in CMOS



Example: 7 unit element current source DAC- assume  $g_m R = 1/100$ 

- If switching of current sources arranged sequentially (1-2-3-4-5-6-7)  $\rightarrow DNL_{max} = + 0.15LSB$
- If switching of current sources symmetrical (4-3-5-2-6-1-7)


$$\rightarrow DNL_{max} = + 0.15LSB \rightarrow DNL_{max}$$
 unchanged

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs




CMOS D/A Converter



More recent published DAC using symmetrical switching built in  $0.35\mu/3V$  analog/1.9V digital, area x10 smaller compared to previous example

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs



# A 10-bit 1-GSample/s Nyquist Current-Steering CMOS D/A Converter

Anne Van den Bosch, Student Member, IEEE, Marc A. F. Borremans, Student Member, IEEE, Michel S. J. Steyaert, Senior Member, IEEE. and Willy Sansen. Fellow. IEEE

#### Current source layout

- MSB current sources layout in the mid sections of the four quad
- LSB current sources mostly in the periphery
- Two rows of dummy current sources added @ the periphery to create identical environment for devices in the center versus the ones on the outer sections

	Mo	80				BO	80				80	Mo
			16	14					14	16		
		8	4	2	6			6	2	4	8	18
		5	1	3	7			7	3	1	5	- 10
			13	15		П	П		15	13		100
33	B2					81	Bī					84
	B2					B1	81					84
			13	15					15	13		
		5	1	3	7			7	3	1	5	
		8	4	2	6		1	6	2	4	8	- 8
			16	14					14	16		- 88
	Mo	80			П	80	Bo				80	Mo

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs


© 2010 Page 31

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 3, MARCH 2001

315

# A 10-bit 1-GSample/s Nyquist Current-Steering CMOS D/A Converter

Anne Van den Bosch, Student Member, IEEE, Marc A. F. Borremans, Student Member, IEEE, Michel S. J. Steyaert, Senior Member, IEEE, and Willy Sansen, Fellow, IEEE




- Note that each current cell has its clocked latch and clock signal laid out to be close to its switch to ensure simultaneous switching of current sources
- Special attention paid to the final latch to have the cross point of the complementary switch control signal such that the two switches are not both turned off during transition

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

### A 10-bit 1-GSample/s Nyquist Current-Steering CMOS D/A Converter

Anne Van den Bosch, Student Member, IEEE, Marc A. F. Borremans, Student Member, IEEE, Michel S. J. Steyaert, Senior Member, IEEE, and Willy Sansen, Fellow, IEEE



 $I_{Full\text{-}Scale}$  [mA]

· Measured DNL/INL with current associated with the current cells as variable

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs


© 2010 Page 33

1517

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 24, NO. 6, DECEMBER 1989

### A Self-Calibration Technique for Monolithic High-Resolution D/A Converters

D. WOUTER J. GROENEVELD, HANS J. SCHOUWENAARS, SENIOR MEMBER, IEEE, HENK A. H. TERMEER, AND CORNELIS A. A. BASTIAANSEN




(a)

Fig. 2. Calibration principle. (a) Calibration. (b) Operation.

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

(b)



#### Current Divider Inaccuracy due to Device Mismatch

M1 & M2 mismatch results in the two output currents not being exactly equal:


$$I_d = \frac{I_{d1} + I_{d2}}{2}$$

$$\frac{dI_d}{I_d} = \frac{I_{d1} - I_{d2}}{I_d}$$

$$\frac{dI_d}{I_d} = \frac{2}{V_{GS} - V_{th}} \times \left[ \left( \frac{d \frac{W_L}{W_L}}{W_L} \right) + dV_{th} \right]$$



Ideal Current Divider



Real Current Divider M1& M2 mismatched

- → Problem: Device mismatch could severely limit DAC accuracy
  - → Use of dynamic element matching (next few pages)

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

#### Dynamic Element Matching for High-Accuracy Monolithic D/A Converters

#### · Idea is:

- Even though the two outputs of the diff pair divider may not be exactly equal (due to device mismatch)
- The sum of the two currents stays constant
  - → By using switching tie both outputs to sum of the two

#### RUDY J. VAN DE PLASSCHE





Fig. 2. (a) New current divider schematic diagram. (b) Time dependence of various currents in the new divider.

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 37


## **Dynamic Element Matching**



EECS 247 Lecture 15:


Data Converters- DAC Design & Intro. to ADCs

## **Dynamic Element Matching**




EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs



### **Dynamic Element Matching**



 $f_{clk}$   $f_{clk}$ 

E.g.  $\Delta_1 = \Delta_2 = 1\%$   $\rightarrow$  matching error is  $(1\%)^2 = 0.01\%$ 

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 41

795

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-11, NO. 6, DECEMBER 1976

#### Dynamic Element Matching for High-Accuracy Monolithic D/A Converters

RUDY J. VAN DE PLASSCHE

- · Bipolar 12-bit DAC using dynamic element matching built in 1976
- · Element matching clock frequency 100kHz
- INL <0.25LSB!</li>

12-BIT D/A TEST CHIP

D/A NETW	ORK DATA
Resolution:	12 bit
Accuracy:	≤1/4 L.S.B. or 5.10 <sup>5</sup> (linearity)
Output current:	2mA
Temp. Coeff; of output current:	5 ppm/°C
Voltage Coeff, of output current :	1 ppm/V
Chip size:	2.5 x 2.5 mm
Maxiclock frequitor dynamic matching:	100 kHz
Power supply:	-15V

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

#### ISSCC 2004 / SESSION 20 / DIGITAL-TO-ANALOG CONVERTERS / 20.1

#### 20.1 A 3V CMOS 400mW 14b 1.4GS/s DAC for Multi-Carrier Applications

Bernd Schafferer and Richard Adams

Example: Stateof-the-Art current steering DAC

Segmented: 6bit unit-element 8bit binary

Max Sample Frequency	1.4	GSPS
Resolution	14	Bit
DNL	+/- 0.8	LSB
INL	+/- 2.1	LSB
SFDR @ 1.0 GSPS	> 60	dB
IMD @ 1.0 GSPS	> 64	dBc
NSD @ fout = 400MHz	-155	dBm/Hz
Power ( Core ) @1.4GSPS	200	mW
Power( Total ) @ 1.4GSPS	400	mW
Area ( Core )	0.8	mm <sup>2</sup>
Area ( Chip )	6.25	mm <sup>2</sup>

EECS 247 Lecture 15:


Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 43

#### ISSCC 2004 / SESSION 20 / DIGITAL-TO-ANALOG CONVERTERS / 20.1


20.1 A 3V CMOS 400mW 14b 1.4GS/s DAC for Multi-Carrier Applications


### **Layout Tree Structures**




EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs





#### **Reconstruction Filter Options**




- · Reconstruction filter options:
  - Continuous-time filter only
  - CT + SC filter
- SC filter possible only in combination with oversampling (signal bandwidth B << f<sub>s</sub>/2)
- · Digital filter
  - Band limits the input signal → prevent aliasing
  - Could also provide high-frequency pre-emphasis to compensate inband sinx/x amplitude droop associated with the inherent DAC S/H function

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 47

# DAC Reconstruction Filter Example: Voice-Band CODEC Receive Path



Note: 
$$f_{sig}^{max} = 3.4kHz$$
  
 $f_s^{DAC} = 8kHz$   
 $\Rightarrow sin(\pi f_{sig}^{max} x T_s)/(\pi f_{sig}^{max} x T_s)$   
= -2.75 dB droop due to DAC sinx/x shape

Ref: D. Senderowicz et. al, "A Family of Differential NMOS Analog Circuits for PCM Codec Filter Chip," *IEEE Journal of Solid-State Circuits*, Vol.-SC-17, No. 6, pp.1014-1023, Dec. 1982.

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

# Summary D/A Converter

- D/A architecture
  - Unit element complexity proportional to 2<sup>B</sup>- excellent DNL
  - Binary weighted- complexity proportional to B- poor DNL
  - Segmented- unit element MSB(B<sub>1</sub>)+ binary weighted LSB(B<sub>2</sub>)
    - → Complexity proportional ((2<sup>B1</sup>-1) + B<sub>2</sub>) -DNL compromise between the two
- Static performance
  - Component matching
- Dynamic performance
  - Time constants, Glitches
- DAC improvement techniques
  - Symmetrical switching rather than sequential switching
  - Current source self calibration
  - Dynamic element matching
- Depending on the application, reconstruction filter may be needed


EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 49

#### What Next?

- ADC Converters:
  - Need to build circuits that "sample"
  - Need to build circuits for amplitude quantization



EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

## **Analog-to-Digital Converters**

- •Two categories:
  - Nyquist rate ADCs →  $f_{sig}^{max} \sim 0.5x f_{sampling}$ 
    - Maximum achievable signal bandwidth higher compared to oversampled type
    - · Resolution limited to max. 14bits
  - Oversampled ADCs →  $f_{sig}^{max}$  <<  $0.5xf_{sampling}$ 
    - Maximum achievable signal bandwidth significantly lower compared to nyquist
    - · Maximum achievable resolution high (18 to 20bits!)

EECS 247 Lecture 15:


Data Converters- DAC Design & Intro. to ADCs


© 2010 Page 51

## **MOS Sampling Circuits**

## Ideal Sampling

- In an ideal world, zero resistance sampling switches would close for the briefest instant to sample a continuous voltage v<sub>IN</sub> onto the capacitor C
  - →Output Dirac-like pulses with amplitude equal to V<sub>IN</sub> at the time of sampling
- In practice not realizable!






EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 53


## Ideal Track & Hold Sampling




- $V_{\text{out}}$  tracks input for  $\frac{1}{2}$  clock cycle when switch is closed
- Ideally acquires  $\mathit{exact}$  value of  $V_{\mathsf{in}}$  at the instant the switch opens
- "Track and Hold" (T/H) (often called Sample & Hold!)

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs



## Practical Sampling Issues




- Switch induced noise due to M1 finite channel resistance
- Clock jitter
- Finite  $R_{sw}$   $\Rightarrow$  limited bandwidth  $\Rightarrow$  finite acquisition time
- $R_{sw} = f(V_{in}) \rightarrow \text{distortion}$
- · Switch charge injection & clock feedthrough

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

### Sampling Circuit kT/C Noise



- · Switch resistance & sampling capacitor form a low-pass filter
- Noise associated with the switch resistance results in → Total noise variance= kT/C @ the output (see noise analysis in Lecture 1)
- In high resolution ADCs kT/C noise at times dominates overall minimum signal handling capability (power dissipation considerations).

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 57

### Sampling Network kT/C Noise

For ADCs sampling capacitor size is usually chosen based on having thermal noise smaller or equal or at times larger compared to quantization noise:

Assumption: → Nyquist rate ADC

For a Nyquist rate ADC: Total quantization noise power  $\approx \frac{\Delta^2}{12}$ 

Choose C such that thermal noise level is less (or equal) than Q noise

$$\frac{k_B T}{C} \le \frac{\Delta^2}{12}$$

$$\to \qquad C \ge 12k_B T \left(\frac{2^B - 1}{V_{FS}}\right)^2$$

$$\to \qquad C \ge 12k_B T \times \frac{2^{2B}}{2}$$

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

#### Sampling Network kT/C Noise

$$C \ge 12k_B T \frac{2^{2B}}{V_{FS}^2}$$

Required C <sub>min</sub> as a Function of ADC Resolution				
В	$C_{min} (V_{FS} = 1V)$	$C_{min} (V_{FS} = 0.5V)$		
8	0.003 pF	0.012 pF		
12	0.8 pF	2.4 pF		
14	13 pF	52 pF		
16	206 pF	824 pF		
20	52,800 pF	211,200 pF		

The large area required for  $C \Rightarrow$  limit highest achievable resolution for Nyquist rate ADCs

Oversampling results in reduction of required value for C (will be covered in oversampled converter lectures)

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 59

## **Clock Jitter**


- So far: clock signal controls sampling instants which we assumed to be precisely equi-distant in time (period T)
- Real clock generator → some level of variability
- · Variability in T causes errors
  - "Aperture Uncertainty" or "Aperture Jitter"
- What is the effect of clock jitter on ADC performance?

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

## **Clock Jitter**

 Sampling jitter adds an error voltage proportional to the product of (t<sub>J</sub>-t<sub>0</sub>) and the derivative of the input signal at the sampling instant



EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs


© 2010 Page 61

## **Clock Jitter**

• The error voltage is

$$e=x'(t_0)(t_J\!-t_0)$$

• Does jitter matter when sampling dc signals  $(x'(t_0)=0)$ ?



EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

# Effect of Clock Jitter on Sampling of a Sinusoidal Signal

#### Sinusoidal input

 $\begin{array}{ll} Amplitude: & A \\ Frequency: & f_x \\ Jitter: & di \end{array}$ 

$$x(t) = A \sin(2\pi f_x t)$$

$$x'(t) = 2\pi f_x A \cos(2\pi f_x t)$$

$$|x'(t)|_{max} \le 2\pi f_x A$$

Requirement:

$$|e(t)| \le |x'(t)|_{max} dt$$

$$|e(t)| \le 2\pi f_x A dt$$

#### Worst case

$$A = \frac{A_{FS}}{2}$$
  $f_x = \frac{f_s}{2}$ 

$$|e(t)| << \frac{\Delta}{2} \cong \frac{A_{FS}}{2^{B+1}}$$

$$dt << \frac{1}{2^B \pi f_s}$$

# of Bits	$f_s$	dt <b>&lt;&lt;</b>
12	1 MHz	78 ps
16	20 MHz	0.24 ps
12	1000 MHz	0.07 ps

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 63

## Statistical Jitter Analysis

- The worst case looks pretty stringent ... what about the "average"?
- · Let's calculate the mean squared jitter error (variance)
- · If we're sampling a sinusoidal signal

$$x(t) = A\sin(2\pi f_x t),$$

then

- $x'(t) = 2\pi f_x A\cos(2\pi f_x t)$
- $E\{[x'(t)]^2\} = 2\pi^2 f_x^2 A^2$
- Assume the jitter has variance  $E\{(t_1-t_0)^2\} = \tau^2$

## Statistical Jitter Analysis

- If x'(t) and the jitter are independent
   E{[x'(t)(t<sub>J</sub>-t<sub>0</sub>)]<sup>2</sup>} = E{[x'(t)]<sup>2</sup>} E{(t<sub>J</sub>-t<sub>0</sub>)<sup>2</sup>}
- Hence, the jitter error power is  $\mathbf{E}\{\mathbf{e}^2\} = 2\pi^2 \mathbf{f_x}^2 \mathbf{A}^2 \tau^2$
- If the jitter is uncorrelated from sample to sample, this "jitter noise" is white

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 65

## Statistical Jitter Analysis

#### SNR DUE TO APERTURE AND SAMPLING CLOCK JITTER

$$DR_{\text{jitter}} = \frac{A^2/2}{2\pi^2 f_x^2 A^2 \tau^2}$$


$$= \frac{1}{2\pi^2 f_x^2 \tau^2}$$

$$= -20 \log_{10}(2\pi f_x \tau)$$

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

### **Example: ADC Spectral Tests**



Ref: W. Yang et al., "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input," *IEEE J. of Solid-State Circuits*, Dec. 2001

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs

© 2010 Page 67

### More on Jitter

- In cases where clock signal is provided from off-chip→ have to choose a clock signal source with low enough jitter
- On-chip precautions to keep the clock jitter less than single-digit pico-second:
  - Separate supplies as much as possible
  - Separate analog and digital clocks
  - Short inverter chains between clock source and destination
- Few, if any, other analog-to-digital conversion non-idealities have the same symptoms as sampling jitter:
  - RMS noise proportional to input signal frequency
  - RMS noise proportional to input signal amplitude
  - →In cases where clock jitter limits the dynamic range, it's easy to tell, but may be difficult to fix...

EECS 247 Lecture 15:

Data Converters- DAC Design & Intro. to ADCs